Datasheet

www.ti.com N2HET Control Registers
23.4.6 Interrupt Enable Set Register (HETINTENAS)
N2HET1: offset = FFF7 B814h; N2HET2: offset = FFF7 B914h
Figure 23-40. Interrupt Enable Set Register (HETINTENAS)
31 16
HETINTENAS
R/W-0
15 0
HETINTENAS
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 23-20. Interrupt Enable Set Register (HETINTENAS) Field Descriptions
Bit Field Value Description
31-0 HETINTENAS Interrupt Enable Set bits. HETINTENAS is readable and writable in any operation mode.
Writing a one to bit x enables the interrupts of the N2HET instructions at N2HET addresses
x+0, x+32, x+64... Generating an interrupt requires to set bit x in HETINTENAS and to enable
the interrupt bit in one of the instructions at addresses x+0, x+32, x+64... To avoid ambiguity
only one of the instructions x+0, x+32, x+64... should have the interrupt enable bit (inside the
instruction) set. Writing a zero to HETINTENAS has no effect.
When reading from HETINTENAS bit x gives the information, if N2HET instructions x+0, x+32,
x+64... have the interrupt enabled or disabled.
0 Read: Interrupt is disabled.
Write: Writes have no effect.
1 Read: Interrupt is enabled.
Write: Interrupt will be enabled.
23.4.7 Interrupt Enable Clear Register (HETINTENAC)
N2HET1: offset = FFF7 B818h; N2HET2: offset = FFF7 B918h
Figure 23-41. Interrupt Enable Clear (HETINTENAC)
31 16
HETINTENAC
R/W-0
15 0
HETINTENAC
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 23-21. NHET Interrupt Enable Clear (HETINTENAC) Field Descriptions
Bit Field Value Description
31-0 HETINTENAC Interrupt Enable Clear bits. HETINTENAC is readable and writable in any operation mode.
Writing a one to bit x disables the interrupts of the N2HET instructions at N2HET addresses
x+0, x+32, x+64... (See also description in Table 23-20). Writing a zero to HETINTENAC has no
effect.
When reading from HETINTENAC bit x gives the information, if N2HET instructions x+0, x+32,
x+64... have the interrupt enabled or disabled.
0 Read: Interrupt is disabled.
Write: Writes have no effect.
1 Read: Interrupt is enabled.
Write: Interrupt will be disabled.
973
SPNU562–May 2014 High-End Timer (N2HET) Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated