Datasheet

N2HET Control Registers
www.ti.com
Table 23-18. Interrupt Offset Encoding Format
Source No. Offset Value
No interrupt 0
Instruction 0, 32, 64... 1
Instruction 1, 33, 65... 2
: :
Instruction 31, 63, 95... 32
Program Overflow 33
APCNT Underflow 34
APCNT Overflow 35
23.4.5 Offset Index Priority Level 2 Register (HETOFF2)
N2HET1: offset = FFF7 B810h; N2HET2: offset = FFF7 B910h
Figure 23-39. Offset Index Priority Level 2 Register (HETOFF2)
31 16
Reserved
R-0
15 6 5 0
Reserved OFFSET2
R-0 R-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 23-19. Offset Index Priority Level 2 Register (HETOFF2) Field Descriptions
Bit Field Value Description
31-6 Reserved 0 Read returns 0. Writes have no effect.
5-0 OFFSET2 HETOFF2[5:0] indexes the currently pending low-priority interrupt. Offset values and sources
are listed above and the interrupt encoding format is presented in Table 23-18.
Read: Read of these bits determines the pending N2HET interrupt.
Write: Writes have no effect.
Note: In any read operation mode, the corresponding flag (in the HETFLG) is also cleared. In
Emulation mode the corresponding flag is not cleared.
972
High-End Timer (N2HET) Module SPNU562May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated