Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsDev KitsEvaluation board

1021

Registers

www.ti.com

21.3 Registers

The external memory interface (EMIF) is controlled by programming its internal memory-mapped registers

(MMRs). Table 21-24 lists the memory-mapped registers for the EMIF.

NOTE: All EMIF MMRs, except SDCR, support only word (32-bit) accesses. Performing a byte (8-

bit) or halfword (16-bit) write to these registers results in undefined behavior. The SDCR is

byte writable to allow the setting of the SR, PD and PDWR bits without triggering the

SDRAM initialization sequence.

The EMIF registers must always be accessed using 32-bit accesses (unless otherwise specified in this

chapter). The base address of the EMIF memory-mapped registers is FCFF E800h.

Table 21-24. External Memory Interface (EMIF) Registers

Offset Acronym Register Description Section

00h MIDR Module ID Register Section 21.3.1

04h AWCC Asynchronous Wait Cycle Configuration Register Section 21.3.2

08h SDCR SDRAM Configuration Register Section 21.3.3

0Ch SDRCR SDRAM Refresh Control Register Section 21.3.4

10h CE2CFG Asynchronous 1 Configuration Register Section 21.3.5

14h CE3CFG Asynchronous 2 Configuration Register Section 21.3.5

18h CE4CFG Asynchronous 3 Configuration Register Section 21.3.5

1Ch CE5CFG Asynchronous 4 Configuration Register Section 21.3.5

20h SDTIMR SDRAM Timing Register Section 21.3.6

3Ch SDSRETR SDRAM Self Refresh Exit Timing Register Section 21.3.7

40h INTRAW EMIF Interrupt Raw Register Section 21.3.8

44h INTMSK EMIF Interrupt Mask Register Section 21.3.9

48h INTMSKSET EMIF Interrupt Mask Set Register Section 21.3.10

4Ch INTMSKCLR EMIF Interrupt Mask Clear Register Section 21.3.11

68h PMCR Page Mode Control Register Section 21.3.12

21.3.1 Module ID Register (MIDR)

This is a read-only register indicating the module ID of the EMIF. The MIDR is shown in Figure 21-15 and

described in Table 21-25.

Figure 21-15. Module ID Register (MIDR) [offset = 00]

31 0

REV

R-x

LEGEND: R = Read only; -n = value after reset

Table 21-25. Module ID Register (MIDR) Field Descriptions

Bit Field Value Description

31-0 REV x Module ID of EMIF. See the device-specific data manual.

804

External Memory Interface (EMIF) SPNU562–May 2014

Submit Documentation Feedback