Datasheet

CRC Control Registers www.ti.com
18.4.3 CRC Global Control Register 2 (CRC_CTRL2)
Figure 18-11. CRC Global Control Register 2 (CRC_CTRL2) [offset = 10h]
31 16
Reserved
R-0
15 10 9 8
Reserved CH2_MODE
R-0 R/WP-0
7 5 4 3 2 1 0
Reserved Reserved CH1_MODE
R-0 R-0 R/WP-0
LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset
Table 18-7. CRC Global Control Register 2 (CRC_CTRL2) Field Descriptions
Bit Field Value Description
31-10 Reserved 0 Reads return 0. Writes have no effect.
9-8 CH2_MODE Channel 2 Mode Selection
0 Data Capture mode. In this mode, the PSA Signature Register does not compress data when it
is written. Any data written to PSA Signature Register is simply captured by PSA Signature
Register without any compression. This mode can be used to plant seed value into the PSA
register.
1h AUTO Mode
2h Semi-CPU Mode
3h Full-CPU Mode
7-2 Reserved 0 Reads return 0. Writes have no effect.
1-0 CH1_MODE Channel 1 Mode Selection
0 Data Capture mode. In this mode, the PSA Signature Register does not compress data when it
is written. Any data written to PSA Signature Register is simply captured by PSA Signature
Register without any compression. This mode can be used to plant seed value into the PSA
register.
1h AUTO Mode
2h Semi-CPU Mode
3h Full-CPU Mode
632
Cyclic Redundancy Check (CRC) Controller Module SPNU563–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated