Datasheet

www.ti.com

ESM Control Registers

16.4.23 ESM Status Register 4 (ESMSR4)

This register is dedicated for Group1 Channel[63:32].

Figure 16-33. ESM Status Register 4 (ESMSR4) [offset = 58h]

31 16

ESF[63:48]

R/WPC-X/0

15 0

ESF[47:32]

R/WPC-X/0

LEGEND: R/W = Read/Write; R = Read; C = Clear; WP = Write in privileged mode only; -n = value after reset/PORRST; X = Value

unchanged

Table 16-25. ESM Status Register 4 (ESMSR4) Field Descriptions

Bit Field Value Description

63-32 ESF Error Status Flag. Provides status information on a pending error.

Read in User and Privileged mode. Write in Privileged mode only.

0 Read: No error occurred; no interrupt is pending.

Write: Leaves the bit unchanged.

1 Read: Error occurred; interrupt is pending.

Write: Clears the bit.

Note: After RST, if one of these flags are set and the corresponding interrupt are enabled, the

interrupt service routine will be called.

567

SPNU563–May 2014 Error Signaling Module (ESM)

Submit Documentation Feedback