Datasheet

www.ti.com
32-8. Middle of Frame Overrun Treatment ................................................................................. 1776
32-9. Emulation Control ....................................................................................................... 1786
32-10. EMAC Control Module Registers...................................................................................... 1787
32-11. EMAC Control Module Revision ID Register (REVID) Field Descriptions ....................................... 1788
32-12. EMAC Control Module Software Reset Register (SOFTRESET)................................................. 1788
32-13. EMAC Control Module Interrupt Control Register (INTCONTROL) .............................................. 1789
32-14. EMAC Control Module Receive Threshold Interrupt Enable Register (C0RXTHRESHEN)................... 1790
32-15. EMAC Control Module Receive Interrupt Enable Register (C0RXEN)........................................... 1791
32-16. EMAC Control Module Transmit Interrupt Enable Register (C0TXEN) .......................................... 1792
32-17. EMAC Control Module Miscellaneous Interrupt Enable Register (C0MISCEN) ................................ 1793
32-18. EMAC Control Module Receive Threshold Interrupt Status Register (C0RXTHRESHSTAT) ................ 1794
32-19. EMAC Control Module Receive Interrupt Status Register (C0RXSTAT) ........................................ 1795
32-20. EMAC Control Module Transmit Interrupt Status Register (C0TXSTAT) ........................................ 1796
32-21. EMAC Control Module Miscellaneous Interrupt Status Register (C0MISCSTAT) .............................. 1797
32-22. EMAC Control Module Receive Interrupts Per Millisecond Register (C0RXIMAX)............................. 1798
32-23. EMAC Control Module Transmit Interrupts Per Millisecond Register (C0TXIMAX) ............................ 1799
32-24. Management Data Input/Output (MDIO) Registers ................................................................. 1800
32-25. MDIO Revision ID Register (REVID) Field Descriptions ........................................................... 1800
32-26. MDIO Control Register (CONTROL) Field Descriptions ........................................................... 1801
32-27. PHY Acknowledge Status Register (ALIVE) Field Descriptions .................................................. 1802
32-28. PHY Link Status Register (LINK) Field Descriptions ............................................................... 1802
32-29. MDIO Link Status Change Interrupt (Unmasked) Register (LINKINTRAW) Field Descriptions .............. 1803
32-30. MDIO Link Status Change Interrupt (Masked) Register (LINKINTMASKED) Field Descriptions............. 1804
32-31. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW) Field Descriptions ..... 1805
32-32. MDIO User Command Complete Interrupt (Masked) Register (USERINTMASKED) Field Descriptions.... 1806
32-33. MDIO User Command Complete Interrupt Mask Set Register (USERINTMASKSET) Field Descriptions .. 1807
32-34. MDIO User Command Complete Interrupt Mask Clear Register (USERINTMASKCLEAR) Field
Descriptions .............................................................................................................. 1808
32-35. MDIO User Access Register 0 (USERACCESS0) Field Descriptions............................................ 1809
32-36. MDIO User PHY Select Register 0 (USERPHYSEL0) Field Descriptions....................................... 1810
32-37. MDIO User Access Register 1 (USERACCESS1) Field Descriptions............................................ 1811
32-38. MDIO User PHY Select Register 1 (USERPHYSEL1) Field Descriptions....................................... 1812
32-39. Ethernet Media Access Controller (EMAC) Registers.............................................................. 1813
32-40. Transmit Revision ID Register (TXREVID) Field Descriptions .................................................... 1816
32-41. Transmit Control Register (TXCONTROL) Field Descriptions .................................................... 1816
32-42. Transmit Teardown Register (TXTEARDOWN) Field Descriptions............................................... 1817
32-43. Receive Revision ID Register (RXREVID) Field Descriptions..................................................... 1817
32-44. Receive Control Register (RXCONTROL) Field Descriptions..................................................... 1818
32-45. Receive Teardown Register (RXTEARDOWN) Field Descriptions ............................................... 1818
32-46. Transmit Interrupt Status (Unmasked) Register (TXINTSTATRAW) Field Descriptions....................... 1819
32-47. Transmit Interrupt Status (Masked) Register (TXINTSTATMASKED) Field Descriptions ..................... 1820
32-48. Transmit Interrupt Mask Set Register (TXINTMASKSET) Field Descriptions................................... 1821
32-49. Transmit Interrupt Mask Clear Register (TXINTMASKCLEAR) Field Descriptions............................. 1822
32-50. MAC Input Vector Register (MACINVECTOR) Field Descriptions................................................ 1823
32-51. MAC End Of Interrupt Vector Register (MACEOIVECTOR) Field Descriptions ................................ 1824
32-52. Receive Interrupt Status (Unmasked) Register (RXINTSTATRAW) Field Descriptions ....................... 1825
32-53. Receive Interrupt Status (Masked) Register (RXINTSTATMASKED) Field Descriptions...................... 1826
32-54. Receive Interrupt Mask Set Register (RXINTMASKSET) Field Descriptions ................................... 1827
32-55. Receive Interrupt Mask Clear Register (RXINTMASKCLEAR) Field Descriptions ............................. 1828
96
List of Tables SPNU563–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated