Datasheet

www.ti.com
4-11. Error Transaction Signature Register (ERR_TRANS_SIGNATURE) Field Descriptions........................ 270
4-12. Error Transaction Type Register (ERR_TRANS_TYPE) Field Descriptions...................................... 270
4-13. Error User Parity Register (ERR_USER_PARITY) Field Descriptions ............................................ 271
4-14. Slave Error Unexpected Master ID Register (SERR_UNEXPECTED_MID) Field Descriptions ............... 271
4-15. Slave Error Address Decode Register (SERR_ADDR_DECODED) Field Descriptions......................... 272
4-16. Slave Error User Parity Register (SERR_USER_PARITYID) Field Descriptions ................................ 272
5-1. PMM Registers............................................................................................................ 279
5-2. Logic Power Domain Control Register (LOGICPDPWRCTRL0) Field Descriptions ............................. 280
5-3. Logic Power Domain Control Register (LOGICPDPWRCTRL1) Field Descriptions ............................. 281
5-4. Power Domain Clock Disable Register (PDCLKDISREG) Field Descriptions .................................... 282
5-5. Power Domain Clock Disable Set Register (PDCLKDISSETREG) Field Descriptions .......................... 283
5-6. Power Domain Clock Disable Clear Register (PDCLKDISCLRREG) Field Descriptions ....................... 284
5-7. Logic Power Domain PD2 Power Status Register (LOGICPDPWRSTAT0) Field Descriptions................ 285
5-8. Logic Power Domain PD3 Power Status Register (LOGICPDPWRSTAT1) Field Descriptions................ 286
5-9. Logic Power Domain PD4 Power Status Register (LOGICPDPWRSTAT2) Field Descriptions................ 287
5-10. Logic Power Domain PD5 Power Status Register (LOGICPDPWRSTAT3) Field Descriptions................ 288
5-11. Logic Power Domain PD6 Power Status Register (LOGICPDPWRSTAT4) Field Descriptions................ 289
5-12. Global Control Register 1 (GLOBALCTRL1) Field Descriptions.................................................... 290
5-13. Global Status Register (GLOBALSTAT) Field Descriptions......................................................... 291
5-14. PSCON Diagnostic Compare Key Register (PRCKEYREG) Field Descriptions ................................. 291
5-15. LogicPD PSCON Diagnostic Compare Status Register 1 (LPDDCSTAT1) Field Descriptions ................ 292
5-16. LogicPD PSCON Diagnostic Compare Status Register 2 (LPDDCSTAT2) Field Descriptions ................ 293
5-17. Isolation Diagnostic Status Register (ISODIAGSTAT) Field Descriptions ........................................ 294
6-1. Multiplexing for Outputs on 337ZWT Package........................................................................ 298
6-2. Input Multiplexing and Control on 337ZWT Package ................................................................ 303
6-3. Special Multiplexed Controls ............................................................................................ 306
6-4. ADC1 Trigger Event Selection .......................................................................................... 308
6-5. ADC2 Trigger Event Selection .......................................................................................... 309
6-6. Controls for ePWMx Inputs.............................................................................................. 315
6-7. Controls for eQEPx_ERROR Connection to ePWMx nTZ4 Inputs................................................. 316
6-8. Controls for eCAPx Inputs............................................................................................... 316
6-9. Controls for eQEPx Inputs............................................................................................... 317
6-10. GIO DMA Request Select Bit Mapping ................................................................................ 319
6-11. Temperature Sensor Selection.......................................................................................... 320
6-12. IOMM Registers........................................................................................................... 322
6-13. Revision Register Field Descriptions................................................................................... 322
6-14. Boot Mode Register Field Descriptions ................................................................................ 323
6-15. Kicker Register 0 Field Descriptions ................................................................................... 323
6-16. Kicker Register 1 Field Descriptions ................................................................................... 323
6-17. Error Raw Status / Set Register Field Descriptions .................................................................. 324
6-18. Error Signaling Enabled Status / Clear Register Field Descriptions ............................................... 325
6-19. Error Enable Register Field Descriptions .............................................................................. 326
6-20. Interrupt Enable Clear Register Field Descriptions................................................................... 327
6-21. Fault Address Register Field Descriptions ............................................................................ 327
6-22. Fault Status Register Field Descriptions............................................................................... 328
6-23. FAULT_CLEAR_REG: Fault Clear Register Field Descriptions .................................................... 329
6-24. Pin Multiplexing Control Registers Field Descriptions ............................................................... 329
6-25. Pin Multiplexing Control Registers Field Descriptions ............................................................... 330
6-26. Pin Multiplexing Control Registers Field Descriptions ............................................................... 330
73
SPNU563–May 2014 List of Tables
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated