Datasheet

www.ti.com
2-48. Die Identification Register, Upper Word (DIEIDH) Field Descriptions ............................................. 175
2-49. LPO/Clock Monitor Control Register (LPOMONCTL) Field Descriptions.......................................... 176
2-50. Clock Test Register (CLKTEST) Field Descriptions.................................................................. 179
2-51. DFT Control Register (DFTCTRLREG) Field Descriptions.......................................................... 181
2-52. DFT Control Register 2 (DFTCTRLREG2) Field Descriptions ..................................................... 182
2-53. General Purpose Register (GPREG1) Field Descriptions........................................................... 183
2-54. System Software Interrupt Request 1 Register (SSIR1) Field Descriptions ...................................... 184
2-55. System Software Interrupt Request 2 Register (SSIR2) Field Descriptions ...................................... 185
2-56. System Software Interrupt Request 3 Register (SSIR3) Field Descriptions ...................................... 186
2-57. System Software Interrupt Request 4 Register (SSIR4) Field Descriptions ...................................... 187
2-58. RAM Control Register (RAMGCR) Field Descriptions ............................................................... 188
2-59. Bus Matrix Module Control Register 1 (BMMCR) Field Descriptions .............................................. 189
2-60. CPU Reset Control Register (CPURSTGCR) Field Descriptions .................................................. 189
2-61. Clock Control Register (CLKCNTL) Field Descriptions .............................................................. 190
2-62. ECP Control Register (ECPCNTL) Field Descriptions............................................................... 191
2-63. DEV Parity Control Register 1 (DEVCR1) Field Descriptions ...................................................... 192
2-64. System Exception Control Register (SYSECR) Field Descriptions ................................................ 192
2-65. System Exception Status Register (SYSESR) Field Descriptions ................................................. 193
2-66. System Test Abort Status Register (SYSTASR) Field Descriptions .............................................. 195
2-67. Global Status Register (GLBSTAT) Field Descriptions .............................................................. 196
2-68. Device Identification Register (DEVID) Field Descriptions .......................................................... 197
2-69. Software Interrupt Vector Register (SSIVEC) Field Descriptions .................................................. 198
2-70. System Software Interrupt Flag Register (SSIF) Field Descriptions ............................................... 199
2-71. Secondary System Control Registers.................................................................................. 200
2-72. PLL Control Register 3 (PLLCTL3) Field Descriptions .............................................................. 201
2-73. CPU Logic BIST Clock Prescaler (STCLKDIV) Field Descriptions................................................. 202
2-74. ECP Control Register 1 (ECPCNTL1) Field Descriptions ........................................................... 203
2-75. Clock 2 Control Register (CLK2CNTRL) Field Descriptions ....................................................... 204
2-76. Peripheral Asynchronous Clock Configuration 1 Register (VCLKACON1) Field Descriptions ................ 205
2-77. HCLK Control Register (HCLKCNTL) Field Descriptions............................................................ 207
2-78. Clock Slip Control Register (CLKSLIP) Field Descriptions.......................................................... 208
2-79. Clock Slip Register (CLKSLIP) Field Descriptions ................................................................... 209
2-80. EFUSE Controller Control Register (EFC_CTLREG) Field Descriptions.......................................... 210
2-81. Die Identification Register, Lower Word (DIEIDL_REG0) Field Descriptions..................................... 210
2-82. Die Identification Register, Upper Word (DIEIDH_REG1) Field Descriptions .................................... 211
2-83. Die Identification Register, Lower Word (DIEIDL_REG2) Field Descriptions..................................... 211
2-84. Die Identification Register, Upper Word (DIEIDH_REG3) Field Descriptions .................................... 211
2-85. Peripheral Central Resource Control Registers ...................................................................... 212
2-86. Peripheral Memory Protection Set Register 0 (PMPROTSET0) Field Descriptions ............................. 218
2-87. Peripheral Memory Protection Set Register 1 (PMPROTSET1) Field Descriptions ............................. 218
2-88. Peripheral Memory Protection Clear Register 0 (PMPROTCLR0) Field Descriptions........................... 219
2-89. Peripheral Memory Protection Clear Register 1 (PMPROTCLR1) Field Descriptions........................... 219
2-90. Peripheral Protection Set Register 0 (PPROTSET0) Field Descriptions .......................................... 220
2-91. Peripheral Protection Set Register 1 (PPROTSET1) Field Descriptions .......................................... 221
2-92. Peripheral Protection Set Register 2 (PPROTSET2) Field Descriptions .......................................... 221
2-93. Peripheral Protection Set Register 3 (PPROTSET3) Field Descriptions .......................................... 222
2-94. Peripheral Protection Clear Register 0 (PPROTCLR0) Field Descriptions ....................................... 222
2-95. Peripheral Protection Clear Register 1 (PPROTCLR1) Field Descriptions ....................................... 223
2-96. Peripheral Protection Clear Register 2 (PPROTCLR2) Field Descriptions ....................................... 223
71
SPNU563–May 2014 List of Tables
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated