Datasheet
www.ti.com
29-29. SCI Global Control Register 1 (SCIGCR1) (offset = 04h) ......................................................... 1606
29-30. SCI Global Control Register 2 (SCIGCR2) (offset = 08h) ......................................................... 1610
29-31. SCI Set Interrupt Register (SCISETINT) (offset = 0Ch)............................................................ 1612
29-32. SCI Clear Interrupt Register (SCICLEARINT) (offset = 10h) ...................................................... 1615
29-33. SCI Set Interrupt Level Register (SCISETINTLVL) (offset = 14h) ................................................ 1618
29-34. SCI Clear Interrupt Level Register (SCICLEARINTLVL) (offset = 18h).......................................... 1621
29-35. SCI Flags Register (SCIFLR) (offset = 1Ch) ........................................................................ 1624
29-36. SCI Interrupt Vector Offset 0 (SCIINTVECT0) (offset = 20h) ..................................................... 1631
29-37. SCI Interrupt Vector Offset 1 (SCIINTVECT1) (offset = 24h) ..................................................... 1631
29-38. SCI Format Control Register (SCIFORMAT) (offset = 28h) ....................................................... 1632
29-39. Baud Rate Selection Register (BRS) (offset = 2Ch)................................................................ 1633
29-40. Receiver Emulation Data Buffer (SCIED) (offset = 30h) ........................................................... 1635
29-41. Receiver Data Buffer (SCIRD) (offset = 34h)........................................................................ 1635
29-42. Transmit Data Buffer Register (SCITD) (offset = 38h) ............................................................. 1636
29-43. SCI Pin I/O Control Register 0 (SCIPIO0) (offset = 3Ch) .......................................................... 1636
29-44. SCI Pin I/O Control Register 1 (SCIPIO1) (offset = 40h) .......................................................... 1637
29-45. SCI Pin I/O Control Register 2 (SCIPIO2) (offset = 44h) .......................................................... 1638
29-46. SCI Pin I/O Control Register 3 (SCIPIO3) (offset = 48h) .......................................................... 1639
29-47. SCI Pin I/O Control Register 4 (SCIPIO4) (offset = 4Ch) .......................................................... 1640
29-48. SCI Pin I/O Control Register 5 (SCIPIO5) (offset = 50h) .......................................................... 1641
29-49. SCI Pin I/O Control Register 6 (SCIPIO6) (offset = 54h) .......................................................... 1642
29-50. SCI Pin I/O Control Register 7 (SCIPIO7) (offset = 58h) .......................................................... 1643
29-51. SCI Pin I/O Control Register 8 (SCIPIO8) (offset = 5Ch) .......................................................... 1644
29-52. LIN Compare Register (LINCOMPARE) (offset = 60h) ............................................................ 1645
29-53. LIN Receive Buffer 0 Register (LINRD0) (offset = 64h)............................................................ 1646
29-54. LIN Receive Buffer 1 Register (RD1) (offset = 68h)................................................................ 1647
29-55. LIN Mask Register (LINMASK) (offset = 6Ch)....................................................................... 1648
29-56. LIN Identification Register (LINID) (offset = 70h) ................................................................... 1649
29-57. LIN Transmit Buffer 0 Register (LINTD0) (offset = 74h) ........................................................... 1650
29-58. LIN Transmit Buffer 1 Register (LINTD1) (offset = 78h) ........................................................... 1650
29-59. Maximum Baud Rate Selection Register (MBRS) (offset = 7Ch) ................................................. 1651
29-60. Input/Output Error Enable Register (IODFTCTRL) (offset = 90h) ................................................ 1652
30-1. Detailed SCI Block Diagram ........................................................................................... 1656
30-2. Typical SCI Data Frame Formats ..................................................................................... 1657
30-3. Asynchronous Communication Bit Timing ........................................................................... 1658
30-4. Idle-Line Multiprocessor Communication Format ................................................................... 1660
30-5. Address-Bit Multiprocessor Communication Format................................................................ 1661
30-6. General Interrupt Scheme.............................................................................................. 1662
30-7. Interrupt Generation for Given Flags ................................................................................. 1663
30-8. SCI Global Control Register 0 (SCIGCR0) [offset = 00] ........................................................... 1671
30-9. SCI Global Control Register 1 (SCIGCR1) [offset = 04h].......................................................... 1672
30-10. SCI Set Interrupt Register (SCISETINT) [offset = 0Ch] ............................................................ 1675
30-11. SCI Clear Interrupt Register (SCICLEARINT) [offset = 10h] ...................................................... 1677
30-12. SCI Set Interrupt Level Register (SCISETINTLVL) [offset = 14h] ................................................ 1679
30-13. SCI Clear Interrupt Level Register (SCICLEARINTLVL) [offset = 18h] .......................................... 1680
30-14. SCI Flags Register (SCIFLR) [offset = 1Ch]......................................................................... 1682
30-15. SCI Interrupt Vector Offset 0 (SCIINTVECT0) [offset = 20h]...................................................... 1686
30-16. SCI Interrupt Vector Offset 1 (SCIINTVECT1) [offset = 24h]...................................................... 1686
30-17. SCI Format Control Register (SCIFORMAT) [offset = 28h] ....................................................... 1687
61
SPNU563–May 2014 List of Figures
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated