Datasheet
www.ti.com
34.3 eQEP Registers ......................................................................................................... 1911
34.3.1 eQEP Position Counter Register (QPOSCNT)............................................................ 1912
34.3.2 eQEP Position Counter Initialization Register (QPOSINIT) ............................................. 1912
34.3.3 eQEP Maximum Position Count Register (QPOSMAX) ................................................. 1912
34.3.4 eQEP Position-Compare Register (QPOSCMP).......................................................... 1913
34.3.5 eQEP Index Position Latch Register (QPOSILAT) ....................................................... 1913
34.3.6 eQEP Strobe Position Latch Register (QPOSSLAT) ..................................................... 1913
34.3.7 eQEP Position Counter Latch Register (QPOSLAT) ..................................................... 1914
34.3.8 eQEP Unit Timer Register (QUTMR)....................................................................... 1914
34.3.9 eQEP Unit Period Register (QUPRD) ...................................................................... 1914
34.3.10 eQEP Watchdog Period Register (QWDPRD)........................................................... 1915
34.3.11 eQEP Watchdog Timer Register (QWDTMR) ........................................................... 1915
34.3.12 eQEP Control Register (QEPCTL) ........................................................................ 1916
34.3.13 eQEP Decoder Control Register (QDECCTL) ........................................................... 1918
34.3.14 eQEP Position-Compare Control Register (QPOSCTL)................................................ 1919
34.3.15 eQEP Capture Control Register (QCAPCTL)............................................................ 1920
34.3.16 eQEP Interrupt Flag Register (QFLG) .................................................................... 1921
34.3.17 eQEP Interrupt Enable Register (QEINT) ................................................................ 1922
34.3.18 eQEP Interrupt Force Register (QFRC) .................................................................. 1923
34.3.19 eQEP Interrupt Clear Register (QCLR) ................................................................... 1924
34.3.20 eQEP Capture Timer Register (QCTMR)................................................................. 1925
34.3.21 eQEP Status Register (QEPSTS) ......................................................................... 1926
34.3.22 eQEP Capture Timer Latch Register (QCTMRLAT) .................................................... 1927
34.3.23 eQEP Capture Period Register (QCPRD)................................................................ 1927
34.3.24 eQEP Capture Period Latch Register (QCPRDLAT) ................................................... 1927
35 Enhanced Pulse Width Modulator (ePWM) Module.............................................................. 1928
35.1 Introduction............................................................................................................... 1929
35.1.1 Submodule Overview ......................................................................................... 1929
35.1.2 Register Mapping ............................................................................................. 1932
35.2 ePWM Submodules..................................................................................................... 1933
35.2.1 Overview ....................................................................................................... 1933
35.2.2 Time-Base (TB) Submodule ................................................................................. 1935
35.2.3 Counter-Compare (CC) Submodule ........................................................................ 1943
35.2.4 Action-Qualifier (AQ) Submodule ........................................................................... 1948
35.2.5 Dead-Band Generator (DB) Submodule ................................................................... 1961
35.2.6 PWM-Chopper (PC) Submodule ............................................................................ 1966
35.2.7 Trip-Zone (TZ) Submodule................................................................................... 1970
35.2.8 Event-Trigger (ET) Submodule.............................................................................. 1976
35.2.9 Digital Compare (DC) Submodule .......................................................................... 1981
35.2.10 Proper Interrupt Initialization Procedure .................................................................. 1987
35.3 Application Examples................................................................................................... 1988
35.3.1 Overview of Multiple Modules .............................................................................. 1988
35.3.2 Key Configuration Capabilities .............................................................................. 1988
35.3.3 Controlling Multiple Buck Converters With Independent Frequencies ................................. 1990
35.3.4 Controlling Multiple Buck Converters With Same Frequencies ......................................... 1993
35.3.5 Controlling Multiple Half H-Bridge (HHB) Converters .................................................... 1996
35.3.6 Controlling Dual 3-Phase Inverters for Motors (ACI and PMSM) ....................................... 1998
35.3.7 Practical Applications Using Phase Control Between PWM Modules.................................. 2001
35.4 ePWM Registers ........................................................................................................ 2003
35.4.1 Time-Base Submodule Registers ........................................................................... 2004
35.4.2 Counter-Compare Submodule Registers .................................................................. 2008
35.4.3 Action-Qualifier Submodule Registers...................................................................... 2011
35.4.4 Dead-Band Submodule Registers .......................................................................... 2015
29
SPNU563–May 2014 Contents
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated