Datasheet

www.ti.com
32.5.33 MAC Configuration Register (MACCONFIG) ............................................................ 1842
32.5.34 Soft Reset Register (SOFTRESET) ....................................................................... 1842
32.5.35 MAC Source Address Low Bytes Register (MACSRCADDRLO) ..................................... 1843
32.5.36 MAC Source Address High Bytes Register (MACSRCADDRHI)...................................... 1843
32.5.37 MAC Hash Address Register 1 (MACHASH1)........................................................... 1844
32.5.38 MAC Hash Address Register 2 (MACHASH2)........................................................... 1844
32.5.39 Back Off Test Register (BOFFTEST) ..................................................................... 1845
32.5.40 Transmit Pacing Algorithm Test Register (TPACETEST) .............................................. 1845
32.5.41 Receive Pause Timer Register (RXPAUSE) ............................................................. 1846
32.5.42 Transmit Pause Timer Register (TXPAUSE) ............................................................ 1846
32.5.43 MAC Address Low Bytes Register (MACADDRLO) .................................................... 1847
32.5.44 MAC Address High Bytes Register (MACADDRHI)..................................................... 1848
32.5.45 MAC Index Register (MACINDEX) ........................................................................ 1848
32.5.46 Transmit Channel DMA Head Descriptor Pointer Registers (TX0HDP-TX7HDP) .................. 1849
32.5.47 Receive Channel DMA Head Descriptor Pointer Registers (RX0HDP-RX7HDP) .................. 1849
32.5.48 Transmit Channel Completion Pointer Registers (TX0CP-TX7CP) ................................... 1850
32.5.49 Receive Channel Completion Pointer Registers (RX0CP-RX7CP) ................................... 1850
32.5.50 Network Statistics Registers ............................................................................... 1851
33 Enhanced Capture (eCAP) Module .................................................................................... 1860
33.1 Introduction............................................................................................................... 1861
33.1.1 Features ........................................................................................................ 1861
33.1.2 Description ..................................................................................................... 1861
33.2 Basic Operation.......................................................................................................... 1862
33.2.1 Capture and APWM Operating Mode ...................................................................... 1862
33.2.2 Capture Mode Description ................................................................................... 1863
33.3 Application of the ECAP Module ..................................................................................... 1869
33.3.1 Example 1 - Absolute Time-Stamp Operation Rising Edge Trigger .................................... 1870
33.3.2 Example 2 - Absolute Time-Stamp Operation Rising and Falling Edge Trigger...................... 1872
33.3.3 Example 3 - Time Difference (Delta) Operation Rising Edge Trigger .................................. 1874
33.3.4 Example 4 - Time Difference (Delta) Operation Rising and Falling Edge Trigger .................... 1876
33.4 Application of the APWM Mode ....................................................................................... 1878
33.4.1 Simple PWM Generation (Independent Channel/s) ...................................................... 1878
33.5 eCAP Registers.......................................................................................................... 1879
33.5.1 Time-Stamp Counter Register (TSCTR) ................................................................... 1879
33.5.2 Counter Phase Control Register (CTRPHS)............................................................... 1879
33.5.3 Capture-1 Register (CAP1) .................................................................................. 1880
33.5.4 Capture-2 Register (CAP2) .................................................................................. 1880
33.5.5 Capture-3 Register (CAP3) .................................................................................. 1881
33.5.6 Capture-4 Register (CAP4) .................................................................................. 1881
33.5.7 ECAP Control Register 2 (ECCTL2)........................................................................ 1882
33.5.8 ECAP Control Regiser 1 (ECCTL1) ........................................................................ 1884
33.5.9 ECAP Interrupt Flag Register (ECFLG) .................................................................... 1886
33.5.10 ECAP Interrupt Enable Register (ECEINT) .............................................................. 1887
33.5.11 ECAP Interrupt Forcing Register (ECFRC) .............................................................. 1888
33.5.12 ECAP Interrupt Clear Register (ECCLR) ................................................................. 1889
34 Enhanced QEP (eQEP) Module ......................................................................................... 1890
34.1 Introduction............................................................................................................... 1891
34.2 Basic Operation.......................................................................................................... 1893
34.2.1 EQEP Inputs ................................................................................................... 1893
34.2.2 Functional Description ........................................................................................ 1894
34.2.3 eQEP Watchdog............................................................................................... 1909
34.2.4 Unit Timer Base ............................................................................................... 1909
34.2.5 eQEP Interrupt Structure..................................................................................... 1910
28
Contents SPNU563–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated