Datasheet
www.ti.com
29.7.19 SCI Pin I/O Control Register 5 (SCIPIO5) ............................................................... 1641
29.7.20 SCI Pin I/O Control Register 6 (SCIPIO6) ............................................................... 1642
29.7.21 SCI Pin I/O Control Register 7 (SCIPIO7) ............................................................... 1643
29.7.22 SCI Pin I/O Control Register 8 (SCIPIO8) ............................................................... 1644
29.7.23 LIN Compare Register (LINCOMPARE).................................................................. 1645
29.7.24 LIN Receive Buffer 0 Register (LINRD0) ................................................................. 1646
29.7.25 LIN Receive Buffer 1 Register (LINRD1) ................................................................. 1647
29.7.26 LIN Mask Register (LINMASK) ............................................................................ 1648
29.7.27 LIN Identification Register (LINID)......................................................................... 1649
29.7.28 LIN Transmit Buffer 0 Register (LINTD0)................................................................. 1650
29.7.29 LIN Transmit Buffer 1 Register (LINTD1)................................................................. 1650
29.7.30 Maximum Baud Rate Selection Register (MBRS)....................................................... 1651
29.7.31 Input/Output Error Enable (IODFTCTRL) Register...................................................... 1652
30 Serial Communication Interface (SCI) Module..................................................................... 1654
30.1 Introduction............................................................................................................... 1655
30.1.1 SCI Features................................................................................................... 1655
30.1.2 Block Diagram ................................................................................................. 1655
30.2 SCI Communication Formats .......................................................................................... 1657
30.2.1 SCI Frame Formats........................................................................................... 1657
30.2.2 SCI Timing Mode.............................................................................................. 1657
30.2.3 SCI Baud Rate................................................................................................. 1658
30.2.4 SCI Multiprocessor Communication Modes ............................................................... 1659
30.3 SCI Interrupts ............................................................................................................ 1662
30.3.1 Transmit Interrupt ............................................................................................. 1663
30.3.2 Receive Interrupt .............................................................................................. 1663
30.3.3 WakeUp Interrupt ............................................................................................. 1663
30.3.4 Error Interrupts ................................................................................................ 1664
30.4 SCI DMA Interface ...................................................................................................... 1665
30.4.1 Receive DMA Requests...................................................................................... 1665
30.4.2 Transmit DMA Requests ..................................................................................... 1665
30.5 SCI Configurations ...................................................................................................... 1667
30.5.1 Receiving Data ................................................................................................ 1667
30.5.2 Transmitting Data ............................................................................................. 1668
30.6 SCI Low Power Mode .................................................................................................. 1668
30.6.1 Sleep Mode for Multiprocessor Communication .......................................................... 1669
30.7 SCI Control Registers .................................................................................................. 1670
30.7.1 SCI Global Control Register 0 (SCIGCR0) ................................................................ 1671
30.7.2 SCI Global Control Register 1 (SCIGCR1) ................................................................ 1672
30.7.3 SCI Set Interrupt Register (SCISETINT) .................................................................. 1675
30.7.4 SCI Clear Interrupt Register (SCICLEARINT) ............................................................ 1677
30.7.5 SCI Set Interrupt Level Register (SCISETINTLVL) ...................................................... 1679
30.7.6 SCI Clear Interrupt Level Register (SCICLEARINTLVL) ................................................ 1680
30.7.7 SCI Flags Register (SCIFLR) ............................................................................... 1682
30.7.8 SCI Interrupt Vector Offset 0 (SCIINTVECT0) ........................................................... 1686
30.7.9 SCI Interrupt Vector Offset 1 (SCIINTVECT1) ........................................................... 1686
30.7.10 SCI Format Control Register (SCIFORMAT) ............................................................ 1687
30.7.11 Baud Rate Selection Register (BRS) ..................................................................... 1688
30.7.12 SCI Data Buffers (SCIED, SCIRD, SCITD) .............................................................. 1689
30.7.13 SCI Pin I/O Control Register 0 (SCIPIO0) ............................................................... 1690
30.7.14 SCI Pin I/O Control Register 1 (SCIPIO1) ............................................................... 1691
30.7.15 SCI Pin I/O Control Register 2 (SCIPIO2) ............................................................... 1692
30.7.16 SCI Pin I/O Control Register 3 (SCIPIO3) ............................................................... 1693
30.7.17 SCI Pin I/O Control Register 4 (SCIPIO4) ............................................................... 1694
24
Contents SPNU563–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated