Datasheet

www.ti.com
20.2.19 Transaction Errors ............................................................................................ 708
20.3 Control Registers and Control Packets ................................................................................ 709
20.3.1 Global Configuration Registers ............................................................................... 712
20.3.2 Channel Configuration ......................................................................................... 773
21 External Memory Interface (EMIF) ....................................................................................... 778
21.1 Introduction ................................................................................................................ 779
21.1.1 Purpose of the Peripheral ..................................................................................... 779
21.1.2 Features.......................................................................................................... 779
21.1.3 Functional Block Diagram ..................................................................................... 780
21.2 EMIF Module Architecture ............................................................................................... 781
21.2.1 EMIF Clock Control............................................................................................. 781
21.2.2 EMIF Requests.................................................................................................. 781
21.2.3 EMIF Signal Descriptions...................................................................................... 781
21.2.4 EMIF Signal Multiplexing Control ............................................................................. 782
21.2.5 SDRAM Controller and Interface ............................................................................. 783
21.2.6 Asynchronous Controller and Interface ...................................................................... 795
21.2.7 Data Bus Parking ............................................................................................... 807
21.2.8 Reset and Initialization Considerations ...................................................................... 808
21.2.9 Interrupt Support................................................................................................ 808
21.2.10 DMA Event Support........................................................................................... 809
21.2.11 EMIF Signal Multiplexing..................................................................................... 809
21.2.12 Memory Map................................................................................................... 809
21.2.13 Priority and Arbitration........................................................................................ 810
21.2.14 System Considerations....................................................................................... 811
21.2.15 Power Management .......................................................................................... 812
21.2.16 Emulation Considerations.................................................................................... 812
21.3 Registers................................................................................................................... 813
21.3.1 Module ID Register (MIDR) ................................................................................... 813
21.3.2 Asynchronous Wait Cycle Configuration Register (AWCC)............................................... 814
21.3.3 SDRAM Configuration Register (SDCR) .................................................................... 815
21.3.4 SDRAM Refresh Control Register (SDRCR)................................................................ 816
21.3.5 Asynchronous n Configuration Registers (CE2CFG-CE5CFG) .......................................... 817
21.3.6 SDRAM Timing Register (SDTIMR).......................................................................... 818
21.3.7 SDRAM Self Refresh Exit Timing Register (SDSRETR) .................................................. 819
21.3.8 EMIF Interrupt Raw Register (INTRAW)..................................................................... 820
21.3.9 EMIF Interrupt Masked Register (INTMSK) ................................................................. 821
21.3.10 EMIF Interrupt Mask Set Register (INTMSKSET) ........................................................ 822
21.3.11 EMIF Interrupt Mask Clear Register (INTMSKCLR)...................................................... 823
21.3.12 Page Mode Control Register (PMCR) ...................................................................... 824
21.4 Example Configuration................................................................................................... 825
21.4.1 Hardware Interface ............................................................................................. 825
21.4.2 Software Configuration......................................................................................... 825
22 Analog To Digital Converter (ADC) Module .......................................................................... 834
22.1 Overview .................................................................................................................. 835
22.1.1 Introduction ..................................................................................................... 836
22.2 Basic Operation ........................................................................................................... 838
22.2.1 Basic Features and Usage of the ADC ..................................................................... 838
22.2.2 Advanced Conversion Group Configuration Options ...................................................... 845
22.2.3 ADC Module Basic Interrupts ................................................................................ 853
22.2.4 ADC Module DMA Requests ................................................................................. 854
22.2.5 ADC Magnitude Threshold Interrupts ....................................................................... 855
22.2.6 ADC Special Modes............................................................................................ 856
22.2.7 ADC Results’ RAM Special Features ........................................................................ 863
14
Contents SPNU563–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated