Datasheet
www.ti.com
17.3.1 RTI Global Control Register (RTIGCTRL)................................................................... 585
17.3.2 RTI Timebase Control Register (RTITBCTRL) ............................................................. 586
17.3.3 RTI Capture Control Register (RTICAPCTRL).............................................................. 587
17.3.4 RTI Compare Control Register (RTICOMPCTRL) ......................................................... 588
17.3.5 RTI Free Running Counter 0 Register (RTIFRC0) ......................................................... 589
17.3.6 RTI Up Counter 0 Register (RTIUC0)........................................................................ 589
17.3.7 RTI Compare Up Counter 0 Register (RTICPUC0) ........................................................ 590
17.3.8 RTI Capture Free Running Counter 0 Register (RTICAFRC0) ........................................... 590
17.3.9 RTI Capture Up Counter 0 Register (RTICAUC0).......................................................... 591
17.3.10 RTI Free Running Counter 1 Register (RTIFRC1)........................................................ 591
17.3.11 RTI Up Counter 1 Register (RTIUC1) ...................................................................... 592
17.3.12 RTI Compare Up Counter 1 Register (RTICPUC1)....................................................... 593
17.3.13 RTI Capture Free Running Counter 1 Register (RTICAFRC1) ......................................... 594
17.3.14 RTI Capture Up Counter 1 Register (RTICAUC1) ........................................................ 594
17.3.15 RTI Compare 0 Register (RTICOMP0)..................................................................... 595
17.3.16 RTI Update Compare 0 Register (RTIUDCP0)............................................................ 595
17.3.17 RTI Compare 1 Register (RTICOMP1)..................................................................... 596
17.3.18 RTI Update Compare 1 Register (RTIUDCP1)............................................................ 596
17.3.19 RTI Compare 2 Register (RTICOMP2)..................................................................... 597
17.3.20 RTI Update Compare 2 Register (RTIUDCP2)............................................................ 597
17.3.21 RTI Compare 3 Register (RTICOMP3)..................................................................... 598
17.3.22 RTI Update Compare 3 Register (RTIUDCP3)............................................................ 598
17.3.23 RTI Timebase Low Compare Register (RTITBLCOMP) ................................................. 599
17.3.24 RTI Timebase High Compare Register (RTITBHCOMP) ................................................ 599
17.3.25 RTI Set Interrupt Enable Register (RTISETINTENA) .................................................... 600
17.3.26 RTI Clear Interrupt Enable Register (RTICLEARINTENA) .............................................. 602
17.3.27 RTI Interrupt Flag Register (RTIINTFLAG) ................................................................ 604
17.3.28 Digital Watchdog Control Register (RTIDWDCTRL) ..................................................... 605
17.3.29 Digital Watchdog Preload Register (RTIDWDPRLD)..................................................... 606
17.3.30 Watchdog Status Register (RTIWDSTATUS) ............................................................. 607
17.3.31 RTI Watchdog Key Register (RTIWDKEY) ................................................................ 608
17.3.32 RTI Digital Watchdog Down Counter (RTIDWDCNTR) .................................................. 609
17.3.33 Digital Windowed Watchdog Reaction Control (RTIWWDRXNCTRL) ................................. 609
17.3.34 Digital Windowed Watchdog Window Size Control (RTIWWDSIZECTRL)............................ 610
17.3.35 RTI Compare Interrupt Clear Enable Register (RTIINTCLRENABLE)................................. 611
17.3.36 RTI Compare 0 Clear Register (RTICMP0CLR) .......................................................... 612
17.3.37 RTI Compare 1 Clear Register (RTICMP1CLR) .......................................................... 612
17.3.38 RTI Compare 2 Clear Register (RTICMP2CLR) .......................................................... 613
17.3.39 RTI Compare 3 Clear Register (RTICMP3CLR) .......................................................... 613
18 Cyclic Redundancy Check (CRC) Controller Module ............................................................. 614
18.1 Overview ................................................................................................................... 615
18.1.1 Features.......................................................................................................... 615
18.1.2 Block Diagram................................................................................................... 615
18.2 Module Operation......................................................................................................... 617
18.2.1 General Operation .............................................................................................. 617
18.2.2 CRC Modes of Operation...................................................................................... 617
18.2.3 PSA Signature Register........................................................................................ 618
18.2.4 PSA Sector Signature Register ............................................................................... 619
18.2.5 CRC Value Register............................................................................................ 620
18.2.6 Raw Data Register ............................................................................................. 620
18.2.7 Example DMA Controller Setup............................................................................... 620
18.2.8 Pattern Count Register......................................................................................... 622
18.2.9 Sector Count Register/Current Sector Register ............................................................ 622
11
SPNU563–May 2014 Contents
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated