Datasheet

www.ti.com
14 Oscillator and PLL ............................................................................................................ 507
14.1 Introduction ................................................................................................................ 508
14.1.1 Features.......................................................................................................... 508
14.2 Quick Start................................................................................................................. 509
14.3 Oscillator ................................................................................................................... 510
14.3.1 Oscillator Implementation...................................................................................... 511
14.3.2 Oscillator Enable................................................................................................ 511
14.3.3 Oscillator Disable ............................................................................................... 511
14.4 Low Power Oscillator and Clock Detect (LPOCLKDET)............................................................. 512
14.4.1 Clock Detect..................................................................................................... 512
14.4.2 Behavior on Oscillator Failure................................................................................. 512
14.4.3 Recovery from Oscillator Failure ............................................................................. 513
14.4.4 LPOCLKDET Enable ........................................................................................... 513
14.4.5 LPOCLKDET Disable .......................................................................................... 514
14.4.6 Trimming the HF LPO Oscillator.............................................................................. 514
14.5 PLL ......................................................................................................................... 515
14.5.1 Modulation ....................................................................................................... 517
14.5.2 PLL Output Control ............................................................................................. 518
14.5.3 Behavior on PLL Fail ........................................................................................... 521
14.5.4 Recovery from a PLL Failure.................................................................................. 522
14.5.5 PLL Modulation Depth Measurement ........................................................................ 523
14.5.6 PLL Frequency Measurement Circuit ........................................................................ 523
14.5.7 PLL2 .............................................................................................................. 523
14.6 Control Registers ......................................................................................................... 524
14.6.1 PLL Modulation Depth Measurement Control Register (SSWPLL1)..................................... 525
14.6.2 SSW PLL BIST Control Register 2 (SSWPLL2)............................................................ 526
14.6.3 SSW PLL BIST Control Register 3 (SSWPLL3)............................................................ 527
14.7 Phase-Locked Loop Theory of Operation ............................................................................. 528
14.7.1 Phase-Frequency Detector.................................................................................... 528
14.7.2 Charge Pump and Loop Filter................................................................................. 529
14.7.3 Voltage-Controlled Oscillator.................................................................................. 529
14.7.4 Frequency Modulation ......................................................................................... 530
14.8 Programming Example................................................................................................... 530
15 Dual-Clock Comparator (DCC) Module ................................................................................ 532
15.1 Introduction ................................................................................................................ 533
15.1.1 Main Features................................................................................................... 533
15.1.2 Block Diagram................................................................................................... 533
15.2 Module Operation......................................................................................................... 534
15.2.1 Single-Shot Measurement Mode ............................................................................. 537
15.3 Clock Source Selection for Counter0 and Counter1 ................................................................. 538
15.4 DCC Control Registers................................................................................................... 539
15.4.1 DCC Global Control Register (DCCGCTRL) ............................................................... 540
15.4.2 DCC Revision Id Register (DCCREV) ...................................................................... 541
15.4.3 DCC Counter0 Seed Register (DCCCNT0SEED) ......................................................... 541
15.4.4 DCC Valid0 Seed Register (DCCVALID0SEED) .......................................................... 542
15.4.5 DCC Counter1 Seed Register (DCCCNT1SEED) ......................................................... 542
15.4.6 DCC Status Register (DCCSTAT) ........................................................................... 543
15.4.7 DCC Counter0 Value Register (DCCCNT0) ................................................................ 544
15.4.8 DCC Valid0 Value Register (DCCVALID0) ................................................................. 545
15.4.9 DCC Counter1 Value Register (DCCCNT1) ................................................................ 545
15.4.10 DCC Counter1 Clock Source Selection Register (DCCCNT1CLKSRC) .............................. 546
15.4.11 DCC Counter0 Clock Source Selection Register (DCCCNT0CLKSRC) .............................. 546
9
SPNU563–May 2014 Contents
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated