Datasheet

www.ti.com
11.4.1 MPU Revision ID Register (MPUREV)....................................................................... 462
11.4.2 MPU Lock Register (MPULOCK) ............................................................................. 462
11.4.3 MPU Diagnostics Control Register (MPUDIAGCTRL)..................................................... 463
11.4.4 MPU Diagnostic Address Register (MPUDIAGADDR) .................................................... 464
11.4.5 MPU Error Status Register (MPUERRSTAT) ............................................................... 464
11.4.6 MPU Error Address Register (MPUERRADDR) ............................................................ 466
11.4.7 MPU Control Register 1 (MPUCTRL1) ...................................................................... 466
11.4.8 MPU Control Register 2 (MPUCTRL2) ...................................................................... 467
11.4.9 MPU Type Register (MPUTYPE) ............................................................................. 468
11.4.10 MPU Region Base Address Register (MPUREGBASE) ................................................. 469
11.4.11 MPU Region Size and Enable Register (MPUREGSENA) .............................................. 469
11.4.12 MPU Region Access Control Register (MPUREGACR) ................................................. 471
11.4.13 MPU Region Number Register (MPUREGNUM) ......................................................... 472
12 Error Profiling Controller (EPC) .......................................................................................... 473
12.1 Overview ................................................................................................................... 474
12.2 Module Operation......................................................................................................... 474
12.2.1 Uncorrectable Fault Operation................................................................................ 475
12.2.2 Correctable Fault Operation................................................................................... 475
12.3 How to Use EPC.......................................................................................................... 477
12.3.1 Functional Mode ................................................................................................ 477
12.3.2 CAM Diagnostic Mode ......................................................................................... 478
12.4 EPC Control Registers ................................................................................................... 478
12.4.1 EPC REVID Register (EPCREVID) .......................................................................... 479
12.4.2 EPC Control Register (EPCCNTRL) ......................................................................... 480
12.4.3 Uncorrectable Error Status Register (UERRSTAT) ........................................................ 481
12.4.4 EPC Error Status Register (EPCERRSTAT)................................................................ 482
12.4.5 FIFO Full Status Register (FIFOFULLSTAT) ............................................................... 483
12.4.6 IP Interface FIFO Overflow Status Register (OVRFLWSTAT)............................................ 484
12.4.7 CAM Index Available Status Register (CAMAVAILSTAT)................................................. 484
12.4.8 Uncorrectable Error Address Register n (UERR_ADDR) ................................................. 485
12.4.9 CAM Content Update Register n (CAM_CONTENT) ...................................................... 485
12.4.10 CAM Index Registers (CAM_INDEX[0-7]) ................................................................. 486
13 CPU Compare Module for Cortex
TM
-R5F (CCM-R5F) .............................................................. 487
13.1 Overview ................................................................................................................... 488
13.1.1 Main Features................................................................................................... 488
13.1.2 Block Diagram................................................................................................... 488
13.2 Module Operation......................................................................................................... 489
13.2.1 CPU/VIM Output Compare Diagnostic....................................................................... 490
13.2.2 CPU Input Inversion Diagnostic............................................................................... 494
13.2.3 Checker CPU Inactivity Monitor............................................................................... 495
13.2.4 Power Domain Inactivity Monitor ............................................................................. 497
13.2.5 Operation During CPU Debug Mode......................................................................... 497
13.3 Control Registers ......................................................................................................... 497
13.3.1 CCM-R5F Status Register 1 (CCMSR1) .................................................................... 498
13.3.2 CCM-R5F Key Register 1 (CCMKEYR1).................................................................... 499
13.3.3 CCM-R5F Status Register 2 (CCMSR2) .................................................................... 500
13.3.4 CCM-R5F Key Register 2 (CCMKEYR2).................................................................... 501
13.3.5 CCM-R5F Status Register 3 (CCMSR3) .................................................................... 502
13.3.6 CCM-R5F Key Register 3 (CCMKEYR3).................................................................... 503
13.3.7 CCM-R5F Polarity Control Register (CCMPOLCNTRL)................................................... 503
13.3.8 CCM-R5F Status Register 4 (CCMSR4) .................................................................... 504
13.3.9 CCM-R5F Key Register 4 (CCMKEYR4).................................................................... 505
13.3.10 CCM-R5F Power Domain Status Register 0 (CCMPDSTAT0) ......................................... 506
8
Contents SPNU563–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated