Datasheet
www.ti.com
9.5.10 ROM Mask Register (ROM) ................................................................................... 414
9.5.11 ROM Algorithm Mask Register (ALGO) ..................................................................... 415
9.5.12 RAM Info Mask Lower Register (RINFOL) .................................................................. 416
9.5.13 RAM Info Mask Upper Register (RINFOU).................................................................. 417
9.6 PBIST Configuration Example .......................................................................................... 418
9.6.1 Example 1 : Configuration of PBIST Controller to Run Self-Test on DCAN1 RAM..................... 418
9.6.2 Example 2 : Configuration of PBIST Controller to Run Self-Test on ALL RAM Groups................ 419
10 Self-Test Controller (STC) Module....................................................................................... 420
10.1 General Description ...................................................................................................... 421
10.1.1 Self-Test Controller Features ................................................................................. 421
10.1.2 Terminology ..................................................................................................... 422
10.1.3 STC Block Diagram ............................................................................................ 422
10.2 STC Module Assignments ............................................................................................... 428
10.3 STC Programmers Flow ................................................................................................. 429
10.4 Application Self-Test Flow ............................................................................................... 430
10.4.1 STC Module Configuration .................................................................................... 430
10.4.2 Context Saving - CPU.......................................................................................... 430
10.4.3 Entering CPU Idle Mode ....................................................................................... 431
10.4.4 Entering nHET Idle Mode...................................................................................... 431
10.4.5 Self-Test Completion and Error Generation................................................................. 431
10.5 STC1 Segment 0 (CPU) Test Coverage and Duration .............................................................. 433
10.6 STC1 Segment 1 (uSCU) Test Coverage and Duration............................................................. 435
10.7 STC2 (nHET) Test Coverage and Duration ........................................................................... 436
10.8 STC Control Registers ................................................................................................... 437
10.8.1 STC Global Control Register 0 (STCGCR0) ................................................................ 438
10.8.2 STC Global Control Register 1 (STCGCR1) ................................................................ 439
10.8.3 Self-Test Run Timeout Counter Preload Register (STCTPR) ............................................ 439
10.8.4 STC Current ROM Address Register - CORE1 (STCCADDR1) ......................................... 440
10.8.5 STC Current Interval Count Register (STCCICR).......................................................... 440
10.8.6 Self-Test Global Status Register (STCGSTAT) ............................................................ 441
10.8.7 Self-Test Fail Status Register (STCFSTAT) ................................................................ 442
10.8.8 CORE1 Current MISR Registers (CORE1_CURMISR[3:0]) .............................................. 443
10.8.9 CORE2 Current MISR Registers (CORE2_CURMISR[3:0]) .............................................. 444
10.8.10 Signature Compare Self-Check Register (STCSCSCR) ................................................. 445
10.8.11 STC Current ROM Address Register - CORE2 (STCCADDR2) ........................................ 445
10.8.12 STC Clock Prescalar Register (STCCLKDIV) ............................................................. 446
10.8.13 Segment Interval Preload Register (STCSEGPLR) ...................................................... 447
10.9 STC Configuration Example............................................................................................. 448
10.9.1 Example: STC1 Self-Test Run ................................................................................ 448
10.10 Self-Test Controller Diagnostics ........................................................................................ 449
11 System Memory Protection Unit (NMPU).............................................................................. 450
11.1 Overview ................................................................................................................... 451
11.1.1 Features.......................................................................................................... 451
11.1.2 Safety Diagnostic ............................................................................................... 451
11.1.3 Block Diagram................................................................................................... 452
11.2 Module Operation......................................................................................................... 453
11.2.1 Functional Mode ................................................................................................ 453
11.2.2 Diagnostic Mode ................................................................................................ 455
11.2.3 Functional Fail Safe ............................................................................................ 455
11.3 How to Use NMPU ....................................................................................................... 456
11.3.1 How to Use NMPU in Functional Mode...................................................................... 456
11.3.2 How to Use Diagnostics ....................................................................................... 458
11.4 NMPU Registers .......................................................................................................... 461
7
SPNU563–May 2014 Contents
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated