Datasheet

EMAC Control Module Registers www.ti.com
32.3.4 EMAC Control Module Receive Threshold Interrupt Enable Registers (C0RXTHRESHEN)
The EMAC control module receive threshold interrupt enable register (C0RXTHRESHEN) is shown in
Figure 32-15 and described in Table 32-14.
Figure 32-15. EMAC Control Module Receive Threshold Interrupt Enable Register
(C0RXTHRESHEN) (offset = 10h)
31 16
Reserved
R-0
15 8
Reserved
R-0
7 6 5 4 3 2 1 0
RXCH7 RXCH6 RXCH5 RXCH4 RXCH3 RXCH2 RXCH1 RXCH0
THRESHEN THRESHEN THRESHEN THRESHEN THRESHEN THRESHEN THRESHEN THRESHEN
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 32-14. EMAC Control Module Receive Threshold Interrupt Enable Register (C0RXTHRESHEN)
Bit Field Value Description
31-8 Reserved 0 Reserved
7 RXCH7THRESHEN Enable C0RXTHRESHPULSE interrupt generation for RX Channel 7
0 C0RXTHRESHPULSE generation is disabled for RX Channel 7.
1 C0RXTHRESHPULSE generation is enabled for RX Channel 7.
6 RXCH6THRESHEN Enable C0RXTHRESHPULSE interrupt generation for RX Channel 6
0 C0RXTHRESHPULSE generation is disabled for RX Channel 6.
1 C0RXTHRESHPULSE generation is enabled for RX Channel 6.
5 RXCH5THRESHEN Enable C0RXTHRESHPULSE interrupt generation for RX Channel 5
0 C0RXTHRESHPULSE generation is disabled for RX Channel 5.
1 C0RXTHRESHPULSE generation is enabled for RX Channel 5.
4 RXCH4THRESHEN Enable C0RXTHRESHPULSE interrupt generation for RX Channel 4
0 C0RXTHRESHPULSE generation is disabled for RX Channel 4.
1 C0RXTHRESHPULSE generation is enabled for RX Channel 4.
3 RXCH3THRESHEN Enable C0RXTHRESHPULSE interrupt generation for RX Channel 3
0 C0RXTHRESHPULSE generation is disabled for RX Channel 3.
1 C0RXTHRESHPULSE generation is enabled for RX Channel 3.
2 RXCH2THRESHEN Enable C0RXTHRESHPULSE interrupt generation for RX Channel 2
0 C0RXTHRESHPULSE generation is disabled for RX Channel 2.
1 C0RXTHRESHPULSE generation is enabled for RX Channel 2.
1 RXCH1THRESHEN Enable C0RXTHRESHPULSE interrupt generation for RX Channel 1
0 C0RXTHRESHPULSE generation is disabled for RX Channel 1.
1 C0RXTHRESHPULSE generation is enabled for RX Channel 1.
0 RXCH0THRESHEN Enable C0RXTHRESHPULSE interrupt generation for RX Channel 0
0 C0RXTHRESHPULSE generation is disabled for RX Channel 0.
1 C0RXTHRESHPULSE generation is enabled for RX Channel 0.
1790
EMAC/MDIO Module SPNU563–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated