Datasheet

FlexRay Module Registers www.ti.com
Table 26-148. Message Handler Status (MHDS) Field Descriptions (continued)
Bit Field Value Description
2 PMR ECC error message RAM.
0 No ECC multi-bit error
1 ECC multi-bit error occurred when reading message RAM
1 POBF ECC error output buffer RAM 1, 2.
0 No ECC multi-bit error
1 ECC multi-bit error occurred when message handler read output buffer RAM 1,2
0 PIBF ECC error input buffer RAM 1, 2.
0 No ECC multi-bit error
1 ECC multi-bit error occurred when message handler read input buffer RAM 1,2
NOTE: When one of the flags PIBF, POBF, PMR, PTBF1, PTBF2 changes from 0 to 1, the PERR
flag in the Error Interrupt Register (EIR) is set to 1.
26.3.2.6.2 Last Dynamic Transmit Slot (LDTS)
The register is reset when the communication controller leaves CONFIG state or enters STARTUP state
Figure 26-163 and Table 26-149 illustrate this register.
Figure 26-163. Last Dynamic Transmit Slot (LDTS) [offset_CC = 314h]
31 27 26 16
Reserved LDTB
R-0 R-0
15 11 10 0
Reserved LDTA
R-0 R-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 26-149. Last Dynamic Transmit Slot (LDTS) Field Descriptions
Bit Field Value Description
31-27 Reserved 0 Read returns 0. Writes have no effect.
26-16 LDTB Last Dynamic Transmission Channel B. Value of Slot Counter B at the time of the last frame
transmission on channel A in the dynamic segment of this node. It is updated at the end of the dynamic
segment and is reset to zero if no frame was transmitted during the dynamic segment.
15-11 Reserved 0 Read returns 0. Writes have no effect.
10-0 LDTA Last Dynamic Transmission Channel A. Value of Slot Counter A at the time of the last frame
transmission on channel A in the dynamic segment of this node. It is updated at the end of the dynamic
segment and is reset to zero if no frame was transmitted during the dynamic segment.
1334
FlexRay Module SPNU563–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated