Datasheet
FlexRay Module Registers
www.ti.com
26.3.2.2.6 Status Interrupt Enable Set / Reset Register (SIES, SIER)
The settings in the status interrupt enable register determine which status changes in the status interrupt
register will result in an interrupt. The enable bits are set by writing to address 38h and reset by writing to
address 3Ch. Writing a 1 sets / resets the specific enable bit, a 0 has no effect.
Figure 26-122 and Table 26-107 illustrate this register.
Figure 26-122. Status Interrupt Enable Set/Reset Register (SIES, SIER) [offset_CC = 38h-3Ch]
31 26 25 24 23 18 17 16
Reserved MTSBE WUPBE Reserved MTSAE WUPAE
R-0 R/W-0 R/W-0 R-0 R/W-0 R/W-0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SDSE MBSIE SUCSE SWEE TOBCE TIBCE TI1E TI0E NMVCE RFFE RFNEE RXIE TXIE CYCSE CASE WSTE
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 26-107. Status Interrupt Enable Set/Reset Register (SIES, SIER) Field Descriptions
Bit Field Value Description
31-26 Reserved 0 Read returns 0. Writes have no effect.
25 MTSBE MTS received on channel B interrupt enable.
0 Interrupt disabled
1 MTS received on channel B interrupt enabled
24 WUPBE Wakeup pattern channel B interrupt enable.
0 Interrupt disabled
1 Wakeup pattern channel B interrupt enabled
23-18 Reserved 0 Read returns 0. Writes have no effect.
17 MTSAE MTS received on channel A interrupt enable
0 Interrupt disabled
1 MTS received on channel A interrupt enabled
16 WUPAE Wakeup pattern channel A interrupt enable.
0 Interrupt disabled
1 Wakeup pattern channel A interrupt enabled
15 SDSE Start of dynamic segment interrupt enable.
0 Interrupt disabled
1 Start of dynamic segment interrupt enabled
14 MBSIE Message buffer status interrupt enable.
0 Interrupt disabled
1 Message buffer status interrupt enabled
13 SUCSE Startup completed successfully interrupt enable.
0 Interrupt disabled
1 Startup completed successfully interrupt enabled
12 SWEE Stop watch event interrupt enable.
0 Interrupt disabled
1 Stop watch event interrupt enabled
11 TOBCE Transfer output buffer completed interrupt enable.
0 Interrupt disabled
1 Transfer output buffer completed interrupt enabled
10 TIBCE Transfer input buffer completed interrupt enable.
0 Interrupt disabled
1 Transfer input buffer completed interrupt enabled
1294
FlexRay Module SPNU563–May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated