Datasheet

www.ti.com
FlexRay Module Registers
Table 26-106. Error Interrupt Set/Reset Register (EIES, EIER) Field Descriptions (continued)
Bit Field Value Description
7 RFOE Receive FIFO overrun interrupt enable.
0 Interrupt disabled
1 Receive FIFO overrun interrupt enabled
6 UCREE Uncorrectable RAM error interrupt enable. An uncorrectable RAM error can be caused by:
an ECC single bit error, if ECC single bit error correction is disabled
a double bit (ECC) error
0 Interrupt disabled
1 Uncorrectable RAM error interrupt enabled
5 CCLE CHI command locked interrupt enable.
0 Interrupt disabled
1 CHI command locked interrupt enabled
4 CCFE Clock correction failure interrupt enable.
0 Interrupt disabled
1 Clock correction failure interrupt enabled
3 SFOE Sync frame overflow interrupt enable.
0 Interrupt disabled
1 Sync frame overflow interrupt enabled
2 SFBME Sync frames below minimum interrupt enable.
0 Interrupt disabled
1 Sync frames below minimum interrupt enabled
1 CNAE Command not Accepted interrupt enable.
0 Interrupt disabled
1 Command not valid interrupt enabled
0 PEMCE POC error mode changed interrupt enable.
0 Interrupt disabled
1 Protocol error mode changed interrupt enabled
1293
SPNU563May 2014 FlexRay Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated