Datasheet

FlexRay Module Registers

www.ti.com

Figure 26-104. Transfer to Communication Controller Interrupt Enable Set 4 (TCCIES4)

[offset_TU = 138h]

31 16

TCCIES4(31-16)

R/S-0

15 0

TCCIES4(15-0)

R/S-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

Table 26-90. Transfer to Communication Controller Interrupt Enable Set 4 (TCCIES4)

Field Descriptions

Bit Field Value Description

31-0 TCCIES4(31-0) Transfer to Communication Controller Interrupt Enable Set 4. The register bits 0 to 31 correspond

to message buffers 96 to 127. Each bit of the register enables a potential interrupt, which occurs if

the corresponding TCCO4 bit is set:

0 No interrupt.

1 Interrupt is generated.

Figure 26-105. Transfer to Communication Controller Interrupt Enable Reset 4 (TCCIER4)

[offset_TU = 13Ch]

31 16

TCCIER4(31-16)

R/C-0

15 0

TCCIER4(15-0)

R/C-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

Table 26-91. Transfer to Communication Controller Interrupt Enable Reset 4 (TCCIER4)

Field Descriptions

Bit Field Description

31-0 TCCIER4(31-0) Transfer to Communication Controller Interrupt Enable Reset 4. The TCCIER4 register shows the

identical values to TCCIES4 if read.

1264

FlexRay Module SPNU563–May 2014

Submit Documentation Feedback