Datasheet

www.ti.com

FlexRay Module Registers

Figure 26-102. Transfer to Communication Controller Interrupt Enable Set 3 (TCCIES3)

[offset_TU = 130h]

31 16

TCCIES3(31-16)

R/S-0

15 0

TCCIES3(15-0)

R/S-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

Table 26-88. Transfer to Communication Controller Interrupt Enable Set 3 (TCCIES3)

Field Descriptions

Bit Field Value Description

31-0 TCCIES3(31-0) Transfer to Communication Controller Interrupt Enable Set 3. The register bits 0 to 31 correspond

to message buffers 64 to 95. Each bit of the register enables a potential interrupt, which occurs if

the corresponding TCCO3 bit is set:

0 No interrupt.

1 Interrupt is generated.

Figure 26-103. Transfer to Communication Controller Interrupt Enable Reset 3 (TCCIER3)

[offset_TU = 134h]

31 16

TCCIER3(31-16)

R/C-0

15 0

TCCIER3(15-0)

R/C-0

LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset

Table 26-89. Transfer to Communication Controller Interrupt Enable Reset 3 (TCCIER3)

Field Descriptions

Bit Field Description

31-0 TCCIER3(31-0) Transfer to Communication Controller Interrupt Enable Reset 3. The TCCIER3 register shows the

identical values to TCCIES3 if read.

1263

SPNU563–May 2014 FlexRay Module

Submit Documentation Feedback