Datasheet

FlexRay Module Registers
www.ti.com
Figure 26-72. Trigger Transfer to Communication Controller Set 4 (TTCCS4) [offset_TU = B8h]
31 16
TTCCS4(31-16)
R/S-0
15 0
TTCCS4(15-0)
R/S-0
LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset
Table 26-58. Trigger Transfer to Communication Controller Set 4 (TTCCS4) Field Descriptions
Bit Field Value Description
31-0 TTCCS4(31-0) Trigger Transfer to Communication Controller Set 4. The register bits 0 to 31 correspond to
message buffers 96 to 127. Each bit of the register controls the message buffer transfer to the
communication controller in the following manner:
0 No transfer request.
1 Transfer based on address defined in TBA.
Figure 26-73. Trigger Transfer to Communication Controller Reset 4 (TTCCR4) [offset_TU = BCh]
31 16
TTCCR4(31-16)
R/C-0
15 0
TTCCR4(15-0)
R/C-0
LEGEND: R/W = Read/Write; R = Read only; C = Clear; S = Set; -n = value after reset
Table 26-59. Trigger Transfer to Communication Controller Reset 4 (TTCCR4) Field Descriptions
Bit Field Description
31-0 TTCCR4(31-0) Trigger Transfer to Communication Controller Reset 4. The TTCCR4 register shows the identical values
to TTCCS4 if read.
1248
FlexRay Module SPNU563May 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated