Datasheet

www.ti.com Module Operation
6. ECC multi-bit error during data transfer from transient buffer RAM 1,2 to message RAM
(a) ECC multi-bit error when reading header section of corresponding message buffer from message
RAM
• MHDS.PMR bit is set
• MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to a faulty message buffer
• MHDS.FMB(6-0) indicates the number of the faulty message buffer
• The data section of the corresponding message buffer is not updated
(b) ECC multi-bit error when reading transient buffer RAM 1,2:
• MHDS.PTBF1,2 bit is set
• MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to a faulty message buffer
• MHDS.FMB(6-0) indicates the number of the faulty message buffer
• The data section of the corresponding message buffer is updated
7. ECC multi-bit error during data transfer from message RAM to output buffer RAM
• MHDS.PMR bit is set
• MHDS.FMBD bit is set to indicate that MHDS.FMB(6-0) points to faulty message buffer
• MHDS.FMB(6-0) indicates the number of the faulty message buffer
• Header and/or data section of the output buffer is updated, but should not be used by the host
CPU
8. ECC multi-bit error during host CPU reading output buffer RAM 1,2
• MHDS.POBF bit is set
9. ECC multi-bit error during data read of transient buffer RAM 1,2
When an ECC multi-bit error occurs during the Message Handler reads a frame with network
management information (PPI = 1) from the transient buffer RAM 1,2 the corresponding network
management vector register NMV1,2,3 is not updated from that frame.
Additionally in specific cases of ECC single bit errors:
1. ECC single bit error during data transfer from input buffer RAM 1,2 ⇒ message RAM
(a) Transfer of header and/or data section and ECC single bit error occurs during header and/or data
section transfer to message RAM:
• SBESTAT.SIBF bit is set
• SBESTAT.FMBD bit is set to indicate that SBESTAT.FMB(6-0) points to a faulty message
buffer
• SBESTAT.FMB(6-0) indicates the number of the faulty message buffer
• Header and/or data section of the corresponding message buffer is updated
If ECC single bit error correction is disabled:
– Transmission request for the corresponding message buffer is not set (no transfer to the
FlexRay bus)
(b) Transfer of data section only and ECC single bit error occurs when reading header section of
corresponding message buffer from the message RAM.
• SBESTAT.SMR bit is set
• SBESTAT.FMBD bit is set to indicate that SBESTAT.FMB(6-0) points to a faulty message
buffer
• SBESTAT.FMB(6-0) indicates the number of the faulty message buffer
If ECC single bit error correction is disabled:
– The data section of the corresponding message buffer is not updated
– Transmission request for the corresponding message buffer is not set (no transfer to the
FlexRay bus)
2. ECC single bit error during host CPU reading input buffer RAM 1,2
• SBESTAT.SIBF bit is set
1209
SPNU563–May 2014 FlexRay Module
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated