Datasheet
89
TMS320F28379S
,
TMS320F28377S
TMS320F28376S, TMS320F28375S, TMS320F28374S
www.ti.com
SPRS881C –AUGUST 2014–REVISED MAY 2016
Submit Documentation Feedback
Product Folder Links: TMS320F28379S TMS320F28377S TMS320F28376S TMS320F28375S TMS320F28374S
SpecificationsCopyright © 2014–2016, Texas Instruments Incorporated
5.7.9.3.2 Synchronous RAM
Table 5-41 shows the EMIF synchronous memory timing requirements. Table 5-42 shows the EMIF
synchronous memory switching characteristics. Figure 5-25 and Figure 5-26 show the synchronous
memory timing diagrams.
Table 5-41. EMIF Synchronous Memory Timing Requirements
NO. MIN MAX UNIT
19 t
su(EMIFDV-EM_CLKH)
Input setup time, read data valid on EMxD[y:0] before EMxCLK rising 2 ns
20 t
h(CLKH-DIV)
Input hold time, read data valid on EMxD[y:0] after EMxCLK rising 1.5 ns
Table 5-42. EMIF Synchronous Memory Switching Characteristics
NO. PARAMETER MIN MAX UNIT
1 t
c(CLK)
Cycle time, EMIF clock EMxCLK 10 ns
2 t
w(CLK)
Pulse width, EMIF clock EMxCLK high or low 3 ns
3 t
d(CLKH-CSV)
Delay time, EMxCLK rising to EMxCS[y:2] valid 8 ns
4 t
oh(CLKH-CSIV)
Output hold time, EMxCLK rising to EMxCS[y:2] invalid 1 ns
5 t
d(CLKH-DQMV)
Delay time, EMxCLK rising to EMxDQM[y:0] valid 8 ns
6 t
oh(CLKH-DQMIV)
Output hold time, EMxCLK rising to EMxDQM[y:0] invalid 1 ns
7 t
d(CLKH-AV)
Delay time, EMxCLK rising to EMxA[y:0] and EMxBA[y:0] valid 8 ns
8 t
oh(CLKH-AIV)
Output hold time, EMxCLK rising to EMxA[y:0] and EMxBA[y:0] invalid 1 ns
9 t
d(CLKH-DV)
Delay time, EMxCLK rising to EMxD[y:0] valid 8 ns
10 t
oh(CLKH-DIV)
Output hold time, EMxCLK rising to EMxD[y:0] invalid 1 ns
11 t
d(CLKH-RASV)
Delay time, EMxCLK rising to EMxRAS valid 8 ns
12 t
oh(CLKH-RASIV)
Output hold time, EMxCLK rising to EMxRAS invalid 1 ns
13 t
d(CLKH-CASV)
Delay time, EMxCLK rising to EMxCAS valid 8 ns
14 t
oh(CLKH-CASIV)
Output hold time, EMxCLK rising to EMxCAS invalid 1 ns
15 t
d(CLKH-WEV)
Delay time, EMxCLK rising to EMxWE valid 8 ns
16 t
oh(CLKH-WEIV)
Output hold time, EMxCLK rising to EMxWE invalid 1 ns
17 t
d(CLKH-DHZ)
Delay time, EMxCLK rising to EMxD[y:0] tri-stated 8 ns
18 t
oh(CLKH-DLZ)
Output hold time, EMxCLK rising to EMxD[y:0] driving 1 ns