Datasheet

DMA_CHx (1-6)
Global Shared
16x 4Kx16
GS0-15 RAMs
SDFM
(8)
EPWM
(12)
McBSP
(2)
SPI
(3)
EMIF1
PIE
C28x Bus
DMA Bus
DMA C28x
XINT (1-5)
TINT (0-2)
SOCA (1-12), SOCB (1-12)
MXEVT (A-B), MREVT (A-B)
SPITX (A-C), SPIRX (A-C)
ADC INT (A-D) (1-4), EVT (A-D)
SDxFLTy (x = 1 to 2, y = 1 to 4)
ADC
RESULTS
(4)
ADC
WRAPPER
(4)
XINT
(5)
TIMER
(3)
DMA Trigger
Source Selection
DMACHSRCSEL1.CHx
DMACHSRCSEL2.CHx
CHx.MODE.PERINTSEL
(x = 1 to 6)
DMA Trigger Source
CPU and DMA Data Path
eQEP
eCAP
CMPSS
DAC
192
TMS320F28379S , TMS320F28377S
TMS320F28376S, TMS320F28375S, TMS320F28374S
SPRS881C –AUGUST 2014–REVISED MAY 2016 www.ti.com
Submit Documentation Feedback
Product Folder Links: TMS320F28379S TMS320F28377S TMS320F28376S TMS320F28375S TMS320F28374S
Detailed Description Copyright © 2014–2016, Texas Instruments Incorporated
Figure 6-3 shows a device-level block diagram of the DMA.
Figure 6-3. DMA Block Diagram