Datasheet

Bit 0 Bit(n-1) (n-2) (n-3) (n-4)
Bit 0 Bit(n-1) (n-2) (n-3) (n-4)
CLKX
FSX
DX
DR
M35
M37
M40
M39
M38
M34
LSB
MSB
M41
M42
144
TMS320F28379S , TMS320F28377S
TMS320F28376S, TMS320F28375S, TMS320F28374S
SPRS881C –AUGUST 2014–REVISED MAY 2016 www.ti.com
Submit Documentation Feedback
Product Folder Links: TMS320F28379S TMS320F28377S TMS320F28376S TMS320F28375S TMS320F28374S
Specifications Copyright © 2014–2016, Texas Instruments Incorporated
For CLKSTP = 11b and CLKXP = 0, Table 5-73 shows the timing requirements, Table 5-74 shows the
switching characteristics, and Figure 5-63 shows the timing diagram.
(1) For all SPI slave modes, CLKX has to be a minimum of 8 CLKG cycles. Furthermore, CLKG should be LSPCLK/2 by setting CLKSM =
CLKGDV = 1.
(2) 2P = 1/CLKG
Table 5-73. McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 11b, CLKXP = 0)
(1)
NO.
MASTER SLAVE
UNIT
MIN MAX MIN MAX
M39 t
su(DRV-CKXH)
Setup time, DR valid before CLKX high 30 8P – 10 ns
M40 t
h(CKXH-DRV)
Hold time, DR valid after CLKX high 1 8P – 10 ns
M41 t
su(FXL-CKXH)
Setup time, FSX low before CLKX high 16P + 10 ns
M42 t
c(CKX)
Cycle time, CLKX 2P
(2)
16P ns
(1) 2P = 1/CLKG
Table 5-74. McBSP as SPI Master or Slave Switching Characteristics Over Recommended Operating
Conditions (Unless Otherwise Noted) (CLKSTP = 11b, CLKXP = 0)
NO. PARAMETER
MASTER SLAVE
UNIT
MIN MAX MIN MAX
M34 t
h(CKXL-FXL)
Hold time, FSX low after CLKX low P ns
M35 t
d(FXL-CKXH)
Delay time, FSX low to CLKX high 2P
(1)
ns
M37 t
dis(CKXL-DXHZ)
Disable time, DX high impedance following last data bit
from CLKX low
P + 6 7P + 6 ns
M38 t
d(FXL-DXV)
Delay time, FSX low to DX valid 6 4P + 6 ns
Figure 5-63. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0