Datasheet
1.1
Logic Choice
MUX_SELCH_SEL
0
0
0
1
UART Disable ; GPIO28&29 — J1.3 & J1.4 ; GPIO15&58 — J7.3 & J7.4 .
U11 & U15 Disable ; GPIO15&58 — J7.3 & J7.4 ; GPIO28&29 — UART .
Channel Description
1
1
0
1
U16 Disable ; GPIO28&29 — Fault & Octw ; GPIO15&58 — UART.
U16 Disable ; GPIO28&29 — Fault & Octw ; GPIO15&58 — UART.
MUX2
MUX1
ORG
GND
SN74AHC1G32
+3V3
0.1u
GND
SN74AHC1G32
+3V3
0.1u
GND
SN74LV4052APW
0.1u
GND
+3V3
GND
GND
TS5A3153DCUR
+3V3
0.1u
GND
GND
TS5A3153DCUR
+3V3
0.1u
GND
GND
GND
TS5A23159DGSR
+3V3
GND
+3V3
0.1u
GND
GND
10K
10K
+3V3
0.1u
GND
GND
SN74LVC1G04DCKR
0.1u
GND
+3V3
SN74AHC1G02DBVR
A
1
B
2
GND
3
VCC
5
Y
4
U13
C46
A
1
B
2
GND
3
VCC
5
Y
4
U14
C47
1COM
P$13
1Y0
P$12
1Y1
P$14
1Y2
P$15
1Y3
P$11
2COM
P$3
2Y0
P$1
2Y1
P$5
2Y2
P$2
2Y3
P$4
GND1
P$8
GND2
P$7
INH
P$6
S0
P$10
S1
P$9
VCC
P$16
U10
C38
1
2
JP6
TP25
TP26
EN
P$2
COM
P$1
GND1
P$3
GND2
P$4
IN
P$5
NC
P$7
NO
P$6
V+
P$8
U11
C48
EN
P$2
COM
P$1
GND1
P$3
GND2
P$4
IN
P$5
NC
P$7
NO
P$6
V+
P$8
U15
C49
COM1
P$10
COM2
P$6
IN1
P$1
IN2
P$5
NC1
P$9
NC2
P$7
NO1
P$2
NO2
P$4
V+
P$8
V-
P$3
U16
1
2
JP7
C42
TP3
TP4
TP9
TP27
TP28
TP29
R3
R11
C7
TP1
2
4
U18A
3 5
U18P
GND VCC
C9
A
1
B
2
GND
3
VCC
5
Y
4
U4
GPIO28
GPIO28
GPIO29
GPIO29
FAULT_O
FAULT_O
OCTW_O
OCTW_O
J1.3
J1.3
J7.3
J7.3
J7.4
J7.4
J1.4
J1.4
GPIO58
GPIO58
GPIO15
GPIO15
SCI_RX
SCI_TX
CH_SEL
CH_SEL
CH_SEL
MUX_SEL
MUX_SEL
MUX_SEL
MUX_SEL
MUX_SEL
EN
EN
Roy Yaung
A
B
C
D
E
A
B
C
D
E
1
2
3
4
5
6
LAUNCHXL-F28069M Hardware
www.ti.com
Figure 7. LAUNCHXL-F28069_B_1400922 Logic Choice Schematic
16
LAUNCHXL-F28069M Overview SPRUI11–January 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated