Datasheet

0
SSIClk
SSIFss
SSITx
SSIRx
MSB LSB
MSB LSB
S2
S3
S1
8-bit control
4 to 16 bits output data
SSIClk
SSIFss
SSITx
SSIRx
MSB LSB
S2
S3
S1
4 to 16 bits
21
CC1350
www.ti.com SWRS183 –JUNE 2016
Submit Documentation Feedback
Product Folder Links: CC1350
SpecificationsCopyright © 2016, Texas Instruments Incorporated
5.12.12 Synchronous Serial Interface (SSI) Characteristics
(1) Refer to SSI timing diagrams Figure 5-1, Figure 5-2, and Figure 5-3.
T
c
= 25°C, V
DDS
= 3.0 V, unless otherwise noted.
PARAMETER
NO.
PARAMETER MIN TYP MAX UNIT
S1 t
clk_per
SSIClk cycle time 12 65024 system clocks
S2
(1)
t
clk_high
SSIClk high time 0.5 t
clk_per
S3
(1)
t
clk_low
SSIClk low time 0.5 t
clk_per
Figure 5-1. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement
Figure 5-2. SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer