Datasheet
ISO3086T
www.ti.com
SLLSE27C –JANUARY 2011– REVISED JULY 2011
RECEIVER ELECTRICAL CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
IT(+)
Positive-going input threshold voltage I
O
= -8 mA –85 –10 mV
V
IT(–)
Negative-going input threshold voltage I
O
= 8 mA –200 –115 mV
V
hys
Hysteresis voltage (V
IT+
– V
IT–
) 30 mV
V
CC1
= 3.3 V V
CC1
–0.4 3.1
V
ID
= 200 mV, I
O
= –8 mA,
V
OH
High-level output voltage V
See Figure 8
V
CC1
= 5 V 4 4.8
V
CC1
= 3.3 V 0.15 0.4
V
ID
= 200 mV, I
O
= 8 mA,
V
OL
Low-level output voltage V
See Figure 8
V
CC1
= 5 V 0.15 0.4
I
O(Z)
High-impedance state output current V
O
= 0 or V
CC1
, RE = V
CC1
–1 1 µA
V
A
or V
B
= 12 V 40 100
V
A
or V
B
= 12 V, V
CC2
= 0 60 130
Other input
I
A
, I
B
Bus input current µA
at 0 V
V
A
or V
B
= –7 V –100 –40
V
A
or V
B
= –7 V, V
CC2
= 0 –100 –30
I
IH
High-level input current, RE V
IH
= 2. V –10 10
µA
I
IL
Low-level input current, RE V
IL
= 0.8 V –10 10
R
ID
Differential input resistance A, B 96 kΩ
C
ID
Differential input capacitance V
I
= 0.4 sin (4E6πt) + 0.5 V 7 pF
RECEIVER SWITCHING CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
PLH
, t
PHL
Propagation delay 103 125
t
sk(p)
Pulse skew (|t
PHL
– t
PLH
|) See Figure 9 3 15 ns
t
r
, t
r
Output signal rise and fall time 1
t
PHZ
, Propagation delay, high-level to high-impedance output
See Figure 10, DE at 0 V 11 22
t
PZH
Propagation delay, high-impedance to high-level output
ns
t
PLZ
, Propagation delay, low-level to high-impedance output
See Figure 11, DE at 0 V 11 22
t
PZL
Propagation delay, high-impedance to low-level output
TRANSFORMER DRIVER CHARACTERISTICS
over recommended operating conditions (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
CC1
= 5V ± 10%, D1 and D2 connected to
350 450 610
transformer
f
OSC
Oscillator frequency kHz
V
CC1
= 3.3V ± 10%, D1 and D2 connected to
300 400 550
transformer
R
ON
Switch on resistance D1 and D2 connected to 50Ω pull-up resistors 1 2.5 Ω
V
CC1
= 5V ± 10%, see Figure 14,
(1)
80
t
r_D
D1, D2 output rise time ns
V
CC1
= 3.3V ± 10%, see Figure 14,
(1)
70
V
CC1
= 5V ± 10%, see Figure 14,
(1)
55
t
f_D
D1, D2 output fall time ns
V
CC1
= 3.3V ± 10%, see Figure 14,
(1)
80
f
St
Startup frequency V
CC1
= 2.4 V, D1 and D2 connected to transformer 350 kHz
V
CC1
= 5V ± 10%, see Figure 14,
(1)
38
t
BBM
Break before make time delay ns
V
CC1
= 3.3V ± 10%, see Figure 14,
(1)
140
(1) D1 and D2 connected to 50Ω pull-up resistors
Copyright © 2011, Texas Instruments Incorporated 5