Datasheet

Input A
Output
50%
V
OH
V
OL
t
f
t
r
t
pLH
10%
90%
1.5 V
1.5 V
0 V
Input B
t
pHL
Signal
Generator
50 W
C
L
= 15 pF
R
A
B
Signal
Generator
50 W
V
ID
V
O
I
O
(includes probe and
jig capacitance)
PRR=100 kHz, 50% duty cycle,
t
r
<6ns, t
f
<6ns, Z
O
= 50 W
V
ID
I
O
V
O
Signal
Generator
50 W
DE
D
GND 1
GND 2
GALVANIC ISOLATION
ISODE
V
CC1
V
CC2
V =V
IN CC1
C =15pF
±20%
L
ISODE
50
%
DE
50 %
50 %
50
%
t
pDE_LH
t
pDE_HL
0 V
Signal
Generator
50 W
V
IN
= 3. 0V
DE
B
A
D
C
L
= 50 pF
L
R =
110 W
V 2
CC
C
L
= 50 pF
GND 1 GND 2
V
OA
V
OB
DE
A
B
t
(AZH)
50 %
50 %
R =
110 W
t
(AHZ)
t
(BZL)
t
(BLZ)
V -0.5V
OH
1.5V
V 0.5V
OL
ISO1176T
www.ti.com
SLLSE28F OCTOBER 2010REVISED OCTOBER 2012
PARAMETER MEASUREMENT INFORMATION (continued)
Figure 13. Driver Enable/Disable Test, D at Logic High Test Circuit and Waveforms
Figure 14. DE to ISODE Prop Delay Test Circuit and Waveforms
Figure 15. Receiver DC Parameter Definitions
Figure 16. Receiver Switching Test Circuit and Waveforms
Copyright © 2010–2012, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links :ISO1176T