Datasheet

R
L
= 60
(seeNoteB )
CANH
CANH
TXD
±
1 %
W
(seeNote A )
C
L
V
I
V
OD
GND 1
Vcc
V
I
V
OD
500 mV
900 mV
0 V
V
OD(D)
0 V
t
dom
TXD
RXD
60
W
V
I
15 pF
CANH
CANL
+
V
O
_
± 20%
±1%
GND1
TXDInput
0 V
Vcc
OutputRXD
50%
50%
V
OH
V
OL
t
loop1
50%
t
loop
2
CANH
CANL
47 nF
V
I
±
20%
TXD
W27
±
1 %
W27
±
1 %
OC
V
=
O
(CANH)
V
O
(CANL)
V
+
2
GND 1
GND 2
V
OC
V
OC(pp)
ISO1050
SLLS983H –JUNE 2009–REVISED JUNE 2013 www.ti.com
Figure 11. Peak-to-Peak Output Voltage Test Circuit and Waveform
Figure 12. t
LOOP
Test Circuit and Voltage Waveforms
A. The input pulse is supplied by a generator having the following characteristics: t
r
≤ 6 ns, t
f
≤ 6 ns, Z
O
= 50Ω.
B. C
L
includes instrumentation and fixture capacitance within ±20%.
Figure 13. Dominant Timeout Test Circuit and Voltage Waveforms
12 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: ISO1050