Datasheet

INA220
SBOS459D –JUNE 2009–REVISED SEPTEMBER 2010 www.ti.com
SADC: SADC Shunt ADC Resolution/Averaging
Bits 3–6 These bits adjust the Shunt ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when
averaging results for the Shunt Voltage Register (01h).
BADC (Bus) and SADC (Shunt) ADC resolution/averaging and conversion time settings are shown in Table 5.
Table 5. ADC Settings (SADC [6:3], BADC [10:7])
(1)
ADC4 ADC3 ADC2 ADC1 MODE/SAMPLES CONVERSION TIME
0 X
(2)
0 0 9-bit 84ms
0 X
(2)
0 1 10-bit 148ms
0 X
(2)
1 0 11-bit 276ms
0 X
(2)
1 1 12-bit 532ms
1 0 0 0 12-bit 532ms
1 0 0 1 2 1.06ms
1 0 1 0 4 2.13ms
1 0 1 1 8 4.26ms
1 1 0 0 16 8.51ms
1 1 0 1 32 17.02ms
1 1 1 0 64 34.05ms
1 1 1 1 128 68.10ms
(1) Shaded values are default.
(2) X = Don't care.
MODE: Operating Mode
Bits 0–2 Selects continuous, triggered, or power-down mode of operation. These bits default to continuous shunt and bus
measurement mode. The mode settings are shown in Table 6.
Table 6. Mode Settings [2:0]
(1)
MODE3 MODE2 MODE1 MODE
0 0 0 Power-Down
0 0 1 Shunt Voltage, Triggered
0 1 0 Bus Voltage, Triggered
0 1 1 Shunt and Bus, Triggered
1 0 0 ADC Off (disabled)
1 0 1 Shunt Voltage, Continuous
1 1 0 Bus Voltage, Continuous
1 1 1 Shunt and Bus, Continuous
(1) Shaded values are default.
26 Submit Documentation Feedback Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): INA220