Datasheet
Table Of Contents
- INA209 Evaluation Module
- Revision History
- Important Notices

www.ti.com
System Setup
2.2 Signal Definition of J1 (25-Pin Male DSUB) on the INA209 Test Board
Table 1 shows the different signals connected to J1 on the INA209 test board. Table 1 also identifies
signals connected to pins on J1 that are not used on the INA209 test board.
Table 1. Signal Definition of J1 (25-Pin Male DSUB) on the INA209 Test Board
J1 Pin Signal Used On This EVM? INA209 Pin
1 DAC A No —
2 DAC B No —
3 DAC C No —
4 DAC D No —
5 ADS1+ No —
6 ADS1– No —
7 ADS2+ No —
8 ADS2– No —
9 I2C_SCK No —
10 I2C_SDA2 No —
11 ONE_WIRE No —
12 I2C_SCK_ISO Yes SCL
13 I2C_SDA_ISO Yes SDA
14 XTR_LOOP+ No —
15 XTR_LOOP– No —
16 INA– No —
17 V
DUT
Yes V
S
18 V
CC
No —
19 +15V No —
20 –15V No —
21 GND Yes GND
22 SPI_SCK No —
23 SPI_CS1 No —
24 SPI_DOUT No —
25 SPI_DIN1 No —
7
SBOU055A–February 2008–Revised February 2010 INA209 Evaluation Module
Submit Documentation Feedback
Copyright © 2008–2010, Texas Instruments Incorporated