Datasheet

PIN CONFIGURATION
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SMBusAlert
A1
A0
SDA
SCL
GND
V
S+
Warning
V
IN+
V
IN-
Convert
GND
V
S+
GPIO
Critical
Overlimit
INA209
www.ti.com ......................................................................................................................................................... SBOS403B – JUNE 2007 – REVISED MARCH 2009
INA209
Top View
PIN DESCRIPTIONS
PIN NO. NAME DESCRIPTION
1 V
IN+
Positive differential shunt voltage. Connect to positive side of shunt resistor.
2 V
IN –
Negative differential shunt voltage. Connect to negative side of shunt resistor. Bus voltage is measured
from this pin to ground.
3 Convert Used to trigger conversions in triggered mode. In triggered mode, this pin should normally be high and
taken low to initiate conversion. It may be returned high after 4 µ s. If held low, the ADC converts each
time a triggered mode command is written via the I
2
C bus. If not used, this line should be tied high.
4 GND Connect together with pin 11 to ground.
5 V
S+
Connect together with pin 10 to supply, 3V to 5.5V.
6 GPIO General-purpose, user-programmable input/output. Totem-pole output. Connect to ground or supply if
not used. Default state is as an input.
7 Critical Open-drain critical watchdog output (filter set in Critical DAC – Register). Default state is disabled;
active-low; transparent (non-latched).
8 Overlimit Open-drain over-limit watchdog output. Default state is disabled; active-low; transparent (non-latched).
9 Warning Open-drain warning watchdog output (delay set in Critical DAC – Register). Default state is disabled;
active-low; transparent (non-latched).
10 V
S+
Connect together with pin 5 to supply, 3V to 5.5V.
11 GND Connect together with pin 4 to ground.
12 SCL Serial bus clock line.
13 SDA Serial bus data line.
14 A0 Address pin. Table 1 shows pin settings and corresponding addresses.
15 A1 Address pin. Table 1 shows pin settings and corresponding addresses.
16 SMBus Alert Open-drain SMBus alert output. Controlled in SMBus Alert Mask Register. Default state is disabled.
Copyright © 2007 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): INA209