Datasheet
Frame1SMBusALERTResponseAddressByte Frame2SlaveAddressByte
(1)
StartBy
Master
ACKBy
INA209
From
INA209
NACKBy
Master
StopBy
Master
1 9 1
9
SDA
SCL
ALERT
0 0 0 1 1 0 0 R/W
1 0 0 A3 A2 A1 A0 0
NOTE(1):ThevalueoftheSlaveAddressByteisdeterminedbythesettingsoftheA0andA1pins.RefertoTable1.
Frame1Two-WireSlaveAddressByte
(1)
Frame2RegisterPointerByte
1
StartBy
Master
ACKBy
INA209
ACKBy
INA209
1 9 1 9
SDA
SCL
0 0 A3 A2 A1 A0 R/W P7 P6 P5 P4 P3 P2 P1 P0 Stop
¼
NOTE(1):ThevalueoftheSlaveAddressByteisdeterminedbythesettingsoftheA0andA1pins.RefertoTable1.
INA209
www.ti.com
......................................................................................................................................................... SBOS403B – JUNE 2007 – REVISED MARCH 2009
Figure 18. Timing Diagram for SMBus ALERT
Figure 19. Typical Register Pointer Set
Copyright © 2007 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): INA209