User's Manual

VD D
G N D
VD D _FILT
G N DG N DG N DG N DG N DG N DG N D
G N D
G N D
G N D
G N D
P2_1/DD
P0_5/SCK
P0_3/MISO
P0_2/MOSI
P2_2/DC
P0_4/SSN
RESET_N
G N D
SoC Debug/Flash
G N D
G N D
G N D
G N D
G N D
SCL
SDA
G N D
P1_0
P1_0
VOUT_P0_0
C2_P0_1
P2_1/DD
P2_2/DC
P0_2/MOSI
P0_3/ MISO
P0_4/SSN
P0_5/SCK
G N D
G N D
G N DG N D
RESET_N
1 2
3 4
5 6
7 8
9 10
J1
BLM15HG102SN1D
1 2
FB1
1nF 50V
1 2
C19
G N D
1 2
34
X2
G N D
VR EF
G N D
VD D _FILT
G N D
1
SC L
2
SD A
3
N C
4
P1_5
5
P1_4
6
P1_3
7
P1_2
8
P1_1
9
D VD D 1
10
P1_0
11
P0_7
12
P0_6
13
P0_5
14
P0_4
15
P0_3
16
P0_2
17
P0_1
18
P0_0
19
R ESET_N
20
AVDD 6
31
XOSC _Q 1
22
XOSC _Q 2
23
AVDD 5
21
R F_P
25
R F_N
26
AVDD 4
29
AVDD 3
24
AVDD 2
27
R BIAS
30
AVDD 1
28
P2_4
32
P2_3
33
P2_2
34
P2_1
35
P2_0
36
P1_7
37
P1_6
38
D VD D 2
39
D COU PL
40
TH ER M_ PAD
41
U1
CC2541
1uF 6.3V
12
C1
1uF 6.3V
12
C15
2.2uF 6.3V
12
C8
0.1uF 10V
12
C2
0.1uF 10V
12
C4
0.1uF 10V
12
C3
0.1uF 10V
12
C5
0.1uF 10V
12
C7
12pF 50V
12
C17
12pF 50V
12
C18
15pF 50V
1 2
C14
15pF 50V
1 2
C16
18pF 50V
12
C11
18pF 50V
12
C12
1pF 50V
12
C13
1pF 50V
12
C10
1pF 50V
1 2
C9
220pF 50V
12
C6
1.0nH
12
L1
2.0nH
12
L3
2.0nH
12
L4
0 ohm
R1
0 ohm
R2
0 ohm
DNP
R3
0 ohm
R4
0 ohm
R5
0 ohm
R8
0 ohm
R13
0 ohm
R9
0 ohm
R14
0 ohm
R6
2.7K ohm
R10
56k ohm
R11
270 ohm
R12
32.768kHz
535-9544-2-ND
1 2
X1
BLUE
D1
1 2
A3
ANTENNA IIFA BLE
VD D
G N D
1 2
J5
1uF 6.3V
12
C36
1 2
J7
1M
DNP
R15
0 ohm
DNP
R7
5.1nH
12 L2
DNP = DO NOT POPULATE AT ASSEMBLY
www.ti.com BLE and AFE Section
5.2 BLE and AFE Section
A PDF of the SAT0010 AFE (LMP91000) and BLE (CC2541) can be found here:
http://processors.wiki.ti.com/index.php/File:SAT0010_Rev_E1.pdf.
Figure 5-2. BLE Section
27
SNOA922–April 2013 Schematics and Bill Of Materials
Submit Documentation Feedback
Copyright © 2013, Texas Instruments Incorporated