Datasheet

4.5.2.5 DPACC Data Register
The format for the 35-bit DPACC Data Register defined by ARM is described in the ARMĀ® Debug
Interface V5 Architecture Specification.
4.5.2.6 ABORT Data Register
The format for the 35-bit ABORT Data Register defined by ARM is described in the ARMĀ® Debug
Interface V5 Architecture Specification.
June 18, 2014226
Texas Instruments-Production Data
JTAG Interface