Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsDev KitsPCB design board

Features

bq2004/E/H fast charge control evaluation and

development

Charge current sourced from an on-board

switch-mode regulator (up to 3.0 A)

Fast charge of 4 to 10 NiCd or NiMH cells and one

user-defined selection

Fast charge termination by delta temperature/delta

time (

∆

t), negative delta voltage (-

∆

V) or peak

voltage detect, maximum temperature, maximum

time, and maximum voltage

ä -

∆

V/peak voltage detect, hold-off, top-off, maximum

time, and number of cells are jumper-configurable

ä Programmable charge status display

ä Discharge-before-charge control with push-button

switch or auto discharge-before-charge with jumper

ä Inhibit fast charge by logic-level input

General Description

The DV2004S1/ES1/HS1 Development System provides

a development environment for the bq2004/E/H Fast

Charge IC. The DV2004S1/ES1/HS1 incorporates a

bq2004/E/H and a buck-type switch-mode regulator to

provide fast charge control for 4 to 10 NiCd or NiMH

cells.

The fast charge is terminated by any of the following:

∆

t, -

∆

V or peak voltage detect, maximum tempera

ture, maximum time, maximum voltage, and inhibit

command. Jumper settings select the voltage termina

tion mode, the hold-off, top-off, and maximum time lim

its, and automatic discharge-before-charge.

The user provides a power supply and batteries. The user

configures the DV2004S1/ES1/HS1 for the number of

cells, voltage, charge termination mode, and maximum

charge time (with or without top-off), and commands dis

charge-before-charge with push-button switch S1.

Please review the bq2004/E/H data sheet before using

the DV2004S1/ES1/HS1 board.

Connection Descriptions

THERM Thermistor connection

SNS Negative battery terminal and thermis

tor

connection

BAT+ Positive battery terminal and high side

of discharge load

LOAD Low side of discharge load

GND Ground from charger supply

DC DC input from charger supply

DV2004S1/ES1/HS1

Fast-Charge Development System

Control of On-Board P-FET

Switch-Mode Regulator

SLUU016A - 3/99 revised 8/2002 Rev. C Board

Summary of content (6 pages)

PAGE 1
DV2004S1/ES1/HS1 Fast-Charge Development System Control of On-Board P-FET Switch-Mode Regulator Features ä bq2004/E/H fast charge control evaluation and development ä Charge current sourced from an on-board switch-mode regulator (up to 3.
PAGE 2
DV2004S1/ES1/HS1 JP1 INH Inhibit input JP2 DSEL Display select JP3 VSEL Voltage termination select JP4 TM1 TM1 setting JP5 TM2 TM2 setting JP6 NOC Select number of cells JP7 Auto discharge-before-charge select JP8 Auto cycle select Table 1. Lookup Table for D5 Selection +VDC Input (Volts) Motorola Part No. Nominal Zener Voltage Below 15 Shorted 0 15–18 1N749 4.3 18–21 1N755 7.
PAGE 3
DV2004S1/ES1/HS1 AUTO CYCLE SELECT (JP8): Jumping JP8 automatically initiates a continuous discharge-beforecharge/fast-charge cycling for data collection purposes. TM1 and TM2 (JP4 and JP5): Select fast charge safety time/hold-off/top-off (see bq2004/E/H data sheet). Number of Cells (JP6): A resistor-divider network is Closed Jumper Number of Cells RB25 RB24 RB23 RB22 RB21 RB20 User-selectable 10 8 6 5 4 Setup Procedure 1. Configure VSEL, TM1, TM2, DSEL, INH, and number-of-cells (NOC) jumpers. 2.
PAGE 4
DV2004S1/ES1/HS1 DV2004S1 2004s1.eps 3/4/99 Rev.
PAGE 5
DV2004S1/ES1/HS1 DV2004S1/ES1/HS1 5 6 D4 THERM R13 SNS D8 1N5400 BAT+ LOAD GND DC C2 1N4001 2K Q4 MTP23P06V 1000µF 35V R12 Q3 U2 +5V IN OUT GND C5 C3 100µF 6.3V 100µF 25V 1 2 3 INH JP7 AUTO_DIS. DSEL JP3 VSEL +5V TM1 RT3 JP5 TM2 11.3K 1% RT2 +5V 0.1µF MTP3055VL 4 5 6 8 Q1 RB20 RB21 RB22 RB23 RB24 133K 1% 100K 1% 66.5K 1% 49.9K 1% R9 200K 1% 100K R4 1 2 3 26.1K JP8 1% AUTO_CYCLE 1 2 3 4 5 6 7 8 1 2 3 300K R5 10K 1% C7 0.1µF 12.
PAGE 6
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete.