Datasheet
DS92LX2121, DS92LX2122
www.ti.com
SNLS330I –MAY 2010–REVISED APRIL 2013
Table 1. DS92LX2121 Control Registers
Addr
Name Bits Field R/W Default Description
(Hex)
7-bit address of Serializer; 0x58h
7:1 DEVICE ID RW 0x58
(1011_000X) default
0 I
2
C Device ID
0: Device ID is from CAD
0 SER ID RW 0
1: Register I
2
C Device ID overrides CAD
7:3 RESERVED 0 Reserved.
Standby mode control. Retains control register data.
Supported only when M/S = 0
2 STANDBY RW 0 0: Enabled. Low-current Standby mode with wake-up
capability. Suspends all clocks and functions.
1 Reset
1: Disabled. Standby and wake-up disabled
DIGITAL 0 1: Digital Reset, retained register value
1 RW
RESET0 self clear
0 1: Digital Reset, retains all register values
0 DIGITAL RESET1 RW
self clear
2 Reserved 7:0 RESERVED 0x20'h Reserved.
Reserved 7:6 RESERVED 11'b Reserved.
Auto V
DDIO
detect
Allows manual setting of V
DDIO
by register.
VDDIO Control 5 VDDIO CONTOL RW 1
0: Disable
1: Enable (auto detect mode)
V
DDIO
voltage set
Only used when VDDIOCONTROL = 0
VDDIO Mode 4 VDDIO MODE RW 1
0: 1.8V
1: 3.3V
I
2
C Pass-Through Mode
I
2
C PASS-
I
2
C Pass-Through 3 RW 1 0: Disabled
3 THROUGH
1: Enabled
Reserved 2 RESERVED 0 Reserved.
Switch over to internal 25 MHz oscillator clock in the
absence of PCLK
PCLK_AUTO 1 PCLK_AUTO RW 1
0: disable
1: enable
Pixel Clock Edge Select:
0: Parallel Interface Data is strobed on the Falling Clock
TRFB 0 TRFB RW 1 Edge.
1: Parallel Interface Data is strobed on the Rising Clock
Edge.
4 Reserved 7:0 RESERVED 0x80'h Reserved.
I
2
C SCL frequency is determined by the following: f
SCL
=
6.25 MHz / Register value (in decimal) 0x40'h = ~100
5 I
2
C Bus Rate 7:0 I
2
C BUS RATE RW 0x40'h
kHz SCL (default)
Note: Register values <0x32'h are NOT supported.
Deserializer Device ID = 0x60
7:1 DES DEV ID RW 0x60'h
(1100_000X) default
6 DES ID
0 RESERVED 0 Reserved.
7:1 SLAVE DEV ID RW 0 Slave Device ID. Sets remote slave I2C address.
7 Slave ID
0 RESERVED 0 Reserved.
8 Reserved 7:0 RESERVED 0 Reserved.
9 Reserved 7:0 RESERVED 0x01'h Reserved.
A Reserved 7:0 RESERVED 0 Reserved.
B Reserved 7:0 RESERVED 0 Reserved.
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Links: DS92LX2121 DS92LX2122