Datasheet

DS92LV2421, DS92LV2422
SNLS321B MAY 2010REVISED APRIL 2013
www.ti.com
DS92LV2422 Deserializer Pin Descriptions
Pin Name Pin # I/O, Type Description
(1)
LVCMOS Parallel Interface
DO[7:0] 33, 34, 35, I, STRAP, Parallel Interface Data Output Pins
36, 37, 39, O, LVCMOS For 8–bit RED Display: DO7 = R7 – MSB, DO0 = R0 – LSB.
40, 41 In power-down (PDB = 0), outputs are controlled by the OSS_SEL (See Table 8). These pins
are inputs during power-up (See STRAP Inputs).
DO[15:8] 20, 21, 22, I, STRAP, Parallel Interface Data Output Pins
23, 25, 26, O, LVCMOS For 8–bit GREEN Display: DO15 = G7 – MSB, DO8 = G0 – LSB.
27, 28 In power-down (PDB = 0), outputs are controlled by the OSS_SEL (See Table 8). These pins
are inputs during power-up (See STRAP Inputs).
DO[23:16] 9, 10, 11, I, STRAP, Parallel Interface Data Input Pins
12, 14, 17, O, LVCMOS For 8–bit BLUE Display: DO23 = B7 – MSB, DO16 = B0 – LSB.
18, 19 In power-down (PDB = 0), outputs are controlled by the OSS_SEL (See Table 8). These pins
are inputs during power-up (See STRAP Inputs).
CO1 6 O, LVCMOS Control Signal Output
For Display/Video Application:
CO1 = Data Enable Output
Control signal pulse width must be 3 clocks or longer to be transmitted when the Control
Signal Filter is enabled (CONFIG[1:0] = 01). There is no restriction on the minimum transition
pulse when the Control Signal Filter is disabled (CONFIG[1:0] = 00).
The signal is limited to 2 transitions per 130 clocks regardless of the Control Signal Filter
setting.
In power-down (PDB = 0), output is controlled by the OSS_SEL pin (See Table 8).
CO2 8 O, LVCMOS Control Signal Output
For Display/Video Application:
CO2 = Horizontal Sync Output
Control signal pulse width must be 3 clocks or longer to be transmitted when the Control
Signal Filter is enabled (CONFIG[1:0] = 01). There is no restriction on the minimum transition
pulse when the Control Signal Filter is disabled (CONFIG[1:0] = 00).
The signal is limited to 2 transitions per 130 clocks regardless of the Control Signal Filter
setting.
In power-down (PDB = 0), output is controlled by the OSS_SEL pin (See Table 8).
CO3 7 O, LVCMOS Control Signal Output
For Display/Video Application:
CO3 = Vertical Sync Output
CO3 is different than CO1 and CO2 because it is limited to 1 transition per 130 clock cycles.
Thus, the minimum pulse width allowed is 130 clock cycle wide.
The CONFIG[1:0] pins have no affect on CO3 signal
In power-down (PDB = 0), output is controlled by the OSS_SEL pin (See Table 8).
CLKOUT 5 O, LVCMOS Pixel Clock Output
In power-down (PDB = 0), output is controlled by the OSS_SEL pin (See Table 8). Data
strobe edge set by RFB.
LOCK 32 O, LVCMOS LOCK Status Output
LOCK = 1, PLL is Locked, outputs are active LOCK = 0, PLL is unlocked, DO[23:0], CO1,
CO2, CO3 and CLKOUT output states are controlled by OSS_SEL (See Table 8). May be
used as Link Status or to flag when Video Data is active (ON/OFF).
PASS 42 O, LVCMOS PASS Output (BIST Mode)
PASS = 1, error free transmission
PASS = 0, one or more errors were detected in the received payload
Route to test point for monitoring, or leave open if unused.
Control and Configuration — STRAP PINS
For a High State, use a 10 k pull up to V
DDIO
; for a Low State, the IO includes an internal pull down. The STRAP pins are read upon
power-up and set device configuration. Pin Number listed along with shared data output name in square brackets.
CONFIG 10 [DO22], STRAP 00: Control Signal Filter DISABLED
[1:0] 9 [DO23] I, LVCMOS 01: Control Signal Filter ENABLED
w/ pull-down 10: Reverse compatibility mode to interface with the DS90UR241 or DS99R241
11: Reverse compatibility mode to interface with the DS90C241
LF_MODE 12 [DO20] STRAP SSCG Low Frequency Mode
I, LVCMOS Only required when SSCG is enabled, otherwise LF_MODE condition is a DON’T CARE (X).
w/ pull-down LF_MODE = 1, SSCG in low frequency mode (CLK = 10-20 MHz)
LF_MODE = 0, SSCG in high frequency mode (CLK = 20-65 MHz)
This can also be controlled by I2C register access.
(1) 1= HIGH, 0 L= LOW
6 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV2421 DS92LV2422