DS92LV18
www.ti.com
SNLS156E –SEPTEMBER 2003–REVISED APRIL 2013
Figure 14. Deserializer TRI-STATE Test Circuit and Timing
Figure 15. Deserializer PLL Lock Times and PWRDN TRI-STATE Delays
Copyright © 2003–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: DS92LV18
