Datasheet

DS92LV18
SNLS156E –SEPTEMBER 2003–REVISED APRIL 2013 www.ti.com
Figure 16. Deserializer PLL Lock Time from SYNCPAT
Figure 17. Deterministic Jitter and Ideal Bit Position
t
RNMI-L
is the noise margin on the left of the figure above.
t
RNMI-R
is the noise margin on the right of the above figure.
Figure 18. Deserializer Noise Margin (t
RNMI
) and Sampling window
10 Submit Documentation Feedback Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV18