DS92LV16
www.ti.com
SNLS138H –JANUARY 2001–REVISED APRIL 2013
Figure 13. Deserializer TRI-STATE Test Circuit and Timing
Figure 14. Deserializer PLL Lock Times and PWRDN TRI-STATE Delays
Copyright © 2001–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: DS92LV16
