DS92LV16
SNLS138H –JANUARY 2001–REVISED APRIL 2013
www.ti.com
Figure 15. Deserializer PLL Lock Time from SyncPAT
Figure 16. Deterministic Jitter and Ideal Bit Position
10 Submit Documentation Feedback Copyright © 2001–2013, Texas Instruments Incorporated
Product Folder Links: DS92LV16
