Datasheet

DS92LV1023E
www.ti.com SNLS187B –MARCH 2005–REVISED APRIL 2013
Timing shown for TCLK_R/F = LOW
Figure 5. Serializer Setup/Hold Times
Figure 6. Serializer TRI-STATE Test Circuit and Timing
Figure 7. Serializer PLL Lock Time, and PWRDN TRI-STATE Delays
Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: DS92LV1023E