Datasheet
DS92LV090A
www.ti.com
SNLS025D –APRIL 2000–REVISED APRIL 2013
AC Electrical Characteristics
Over recommended operating supply voltage and temperature ranges unless otherwise specified
(1)
Symbol Parameter Conditions Min Typ Max Units
DIFFERENTIAL DRIVER TIMING REQUIREMENTS
t
PHLD
Differential Prop. Delay High to Low
(2)
R
L
= 27Ω, 0.6 1.4 2.2 ns
Figure 4, Figure 5,
t
PLHD
Differential Prop. Delay Low to High
(2)
0.6 1.4 2.2 ns
C
L
= 10 pF
t
SKD1
Differential Skew |t
PHLD
–t
PLHD
|
(3)
80 ps
t
SKD2
Chip to Chip Skew
(4)
1.6 ns
t
SKD3
Channel to Channel Skew
(5)
0.25 0.45 ns
t
TLH
Transition Time Low to High 0.6 1.2 ns
t
THL
Transition Time High to Low 0.5 1.2 ns
t
PHZ
Disable Time High to Z R
L
= 27Ω, 3 8 ns
Figure 6, Figure 7,
t
PLZ
Disable Time Low to Z 3 8 ns
C
L
= 10 pF
t
PZH
Enable Time Z to High 3 8 ns
t
PZL
Enable Time Z to Low 3 8 ns
DIFFERENTIAL RECEIVER TIMING REQUIREMENTS
t
PHLD
Differential Prop. Delay High to Low
(2)
Figure 8, Figure 9, 1.6 2.4 3.2 ns
C
L
= 35 pF
t
PLHD
Differential Prop Delay Low to High
(2)
1.6 2.4 3.2 ns
t
SDK1
Differential Skew |t
PHLD
–t
PLHD
|
(3)
80 ps
t
SDK2
Chip to Chip Skew
(4)
1.6 ns
t
SDK3
Channel to Channel Skew
(5)
0.35 0.60 ns
t
TLH
Transition Time Low to High 1.5 2.5 ns
t
THL
Transition Time High to Low 1.5 2.5 ns
t
PHZ
Disable Time High to Z R
L
= 500Ω, 4.5 10 ns
Figure 10, Figure 11,
t
PLZ
Disable Time Low to Z 3.5 8 ns
C
L
= 35 pF
t
PZH
Enable Time Z to High 3.5 8 ns
t
PZL
Enable Time Z to Low 3.5 8 ns
(1) Generator waveforms for all tests unless otherwise specified: f = 25 MHz, Z
O
= 50Ω, t
r
, t
f
= <1.0 ns (0%–100%). To ensure fastest
propagation delay and minimum skew, data input edge rates should be equal to or faster than 1ns/V; control signals equal to or faster
than 3ns/V. In general, the faster the input edge rate, the better the AC performance.
(2) Propagation delays are specified by design and characterization.
(3) t
SKD1
|t
PHLD
–t
PLHD
| is the worse case skew between any channel and any device over recommended operation conditions.
(4) Chip to Chip skew is the difference in differential propagation delay between any channels of any devices, either edge.
(5) Channel to Channel skew is the difference in driver output or receiver output propagation delay between any channels within a device,
either edge.
Copyright © 2000–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: DS92LV090A