Datasheet

50
51
52
53
54
55
56
57
58
59
60
1 2 3 4 5 6 7 8 9
10 11 12
27
26
25
24
23
22
21
20
19
18
17
16
45 44 43 42 41 40 39 38 37 36 35 34
DS90UR906Q
TOP VIEW
DAP = GND
NC
PDB
VDDPR
ID[x]
CMLOUTN
CMLOUTP
RIN-
RIN+
NC
B[2]/OSS_SEL
B[0]
G[7]/EQ[3]
G[4]/EQ[0]
VDDIO
G[2]/OSC_SEL[2]
G[1]/OSC_SEL[1]
CMF
VDDCMLO
VDDR
VDDSC B[1]/RFB
G[6]/EQ[2]
G[5]/EQ[1]
G[3]
NC
SCL
B[6]/CONFIG[1]
B[4]/LF_MODE
SDA
BISTEN VDDR
PASS/OP_LOW R[0]/MAP_SEL[0] R[1]/MAP_SEL[1]
R[2]
VDDIO
R[3]/SSC[0]
R[4]/SSC[1] R[5]/SSC[2] NC
VS
HS
B[5]/OS_PCLK
R[6]/SSC[3]
B[7]/CONFIG[0]
VDDSC
PCLK
DE
VDDIO
NC
B[3]/OS_DATA
33 32 31
R[7] LOCK NC
30
29
28
VDDL
NC
G[0]/OSC_SEL[0]
46
47
48
RES
NC
VDDIR
BOLD PIN NAME ± indicates I/O strap
pin associated with output pin
13 14 15
49
DS90UR905Q, DS90UR906Q
www.ti.com SNLS313G –SEPTEMBER 2009–REVISED APRIL 2013
DS90UR906Q Pin Diagram
Deserializer - DS90UR906Q
60 Pin WQFN Package (Top View)
See Package Number NKB0060B
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: DS90UR905Q DS90UR906Q