Datasheet

t
DIH
t
DIS
t
TCP
1/2 V
DDIO
GND
V
DDIO
GND
V
DDIO
RGB[n],
VS, HS, DE
PCLK
w/ RFB = L
t
TCIH
t
TCIL
t
CLKT
t
CLKT
20%
80%
V
IHmin
V
ILmax
0V
+VOD
-VOD
t
LHLT
t
LLHT
(DOUT+) - (DOUT-)
20%
80%
D
OUT+
D
OUT-
(D
OUT+
) - (D
OUT+
)
GND
0V
V
OD+
V
OD-
V
OS
V
ODp-p
V
OD+
V
OD-
Single-EndedDifferential
A
B
A'
B'
C
A
C
B
50:
50:
50:50:
Scope
DS90UR905Q, DS90UR906Q
SNLS313G –SEPTEMBER 2009–REVISED APRIL 2013 www.ti.com
AC Timing Diagrams and Test Circuits
Figure 1. Serializer Test Circuit
Figure 2. Serializer Output Waveforms
Figure 3. Serializer Output Transition Times
Figure 4. Serializer Input PCLK Waveform and Set and Hold Times
18 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: DS90UR905Q DS90UR906Q